TPS51100

Name: TPS51100
Brand: TI
SKU: TPS51100
Price: 0.583 USD

AKTIV

3A Quell/Senken-DDR-Abschlussregler

Jetzt bestellen

Datenblatt

document-pdfAcrobat TPS51100 3-A Sink / Source DDR Termination Regulator datasheet (Rev. E) (Englisch) PDF | HTML

TPS51100

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Vin (min) (V)

1.2

Vin (max) (V)

3.6

Vout (min) (V)

0.75

Vout (max) (V)

1.25

Features

S3/S5 Support

Iq (typ) (mA)

0.5

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Product type

DDR

DDR memory type

DDR, DDR2, DDR3, DDR3L, LPDDR3

Vin (min) (V)

1.2

Vin (max) (V)

3.6

Vout (min) (V)

0.75

Vout (max) (V)

1.25

Features

S3/S5 Support

Iq (typ) (mA)

0.5

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Product type

DDR

DDR memory type

DDR, DDR2, DDR3, DDR3L, LPDDR3

HVSSOP (DGQ)

10

14.7 mm² 3 x 4.9

Input Voltage Range: 4.75 V to 5.25 V
VLDOIN Voltage Range: 1.2 V to 3.6 V
3-A Sink/Source Termination Regulator
Includes Droop Compensation
Requires Only 20-μF Ceramic Output
Capacitance
Supports Hi-Z in S3 and Soft-Off in S5
1.2-V Input (VLDOIN) Helps Reduce Total
Power Dissipation
Integrated Divider Tracks 0.5 VDDQSNS for
VTT and VTTREF
Remote Sensing (VTTSNS)
±20-mV Accuracy for VTT and VTTREF
10-mA Buffered Reference (VTTREF)
Built-In Soft-Start, UVLO, and OCL
Thermal Shutdown
Supports JEDEC Specifications

Input Voltage Range: 4.75 V to 5.25 V
VLDOIN Voltage Range: 1.2 V to 3.6 V
3-A Sink/Source Termination Regulator
Includes Droop Compensation
Requires Only 20-μF Ceramic Output
Capacitance
Supports Hi-Z in S3 and Soft-Off in S5
1.2-V Input (VLDOIN) Helps Reduce Total
Power Dissipation
Integrated Divider Tracks 0.5 VDDQSNS for
VTT and VTTREF
Remote Sensing (VTTSNS)
±20-mV Accuracy for VTT and VTTREF
10-mA Buffered Reference (VTTREF)
Built-In Soft-Start, UVLO, and OCL
Thermal Shutdown
Supports JEDEC Specifications

The TPS51100 is a 3-A, sink/source tracking termination regulator. The device is specifically designed for low-cost and low-external component count systems where space is a premium.

The TPS51100 maintains fast transient response, only requiring 20 µF (2 × 10 µF) of ceramic output capacitance. The TPS51100 supports remote sensing functions and all features required to power the DDR and DDR2 VTT bus termination according to the JEDEC specification. The part also supports DDR3 VTT termination with VDDQ at 1.5 V (typical). In addition, the TPS51100 includes integrated sleep-state controls, placing VTT in Hi-Z in S3 (suspend to RAM) and soft-off for VTT and VTTREF in S5 (suspend to disk). The TPS51100 is available in the thermally efficient 10-pin MSOP PowerPAD™ package and is specified from –40°C to 85°C.

The TPS51100 is a 3-A, sink/source tracking termination regulator. The device is specifically designed for low-cost and low-external component count systems where space is a premium.

The TPS51100 maintains fast transient response, only requiring 20 µF (2 × 10 µF) of ceramic output capacitance. The TPS51100 supports remote sensing functions and all features required to power the DDR and DDR2 VTT bus termination according to the JEDEC specification. The part also supports DDR3 VTT termination with VDDQ at 1.5 V (typical). In addition, the TPS51100 includes integrated sleep-state controls, placing VTT in Hi-Z in S3 (suspend to RAM) and soft-off for VTT and VTTREF in S5 (suspend to disk). The TPS51100 is available in the thermally efficient 10-pin MSOP PowerPAD™ package and is specified from –40°C to 85°C.

open-in-new

Andere Mehrkanal-ICs (PMICs) suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 6

	Typ	Titel		Datum
*	Data sheet	TPS51100 3-A Sink / Source DDR Termination Regulator datasheet (Rev. E)	PDF \| HTML	17 Dez 2014
	Application note	LDO Noise Demystified (Rev. B)	PDF \| HTML	18 Aug 2020
	Application note	DDR VTT Power Solutions: A Competitive Analysis (Rev. A)		09 Jul 2020
	Selection guide	Power Management Guide 2018 (Rev. R)		25 Jun 2018
	Application note	LDO PSRR Measurement Simplified (Rev. A)	PDF \| HTML	09 Aug 2017
	User guide	Using the TPS51100		13 Jul 2004

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

TPS51116EVM-001 — TPS51116 Speicher-Leistungslösung, Synchron-Abwärts-Controller-Evaluierungsmodul

The TPS51116EVM evaluation module (EVM) is a dual-output converter for DDR and DDRII memory modules. It uses a 10 A synchronous buck converter to provide the core voltage (VDDQ) for DDR memory modules. The EVM is designed to use a 4.5 V to 28 V supply voltage and a 4.75 V to (...)

Benutzerhandbuch: PDF