Startseite Energiemanagement Linear- und Low-Dropout-Regler (LDO)
Startseite
Energiemanagement
Linear- und Low-Dropout-Regler (LDO)

TPS793

AKTIV

Low-Dropout-Spannungsregler mit 200 mA und Aktivierung

Jetzt bestellen
Datenblatt

TPS793

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.2 Vin (max) (V) 5.5 Vin (min) (V) 2.7 Vout (max) (V) 5.4 Vout (min) (V) 1.22 Fixed output options (V) 1.8, 2.5, 2.8, 2.85, 3, 3.3, 4.75 Noise (µVrms) 32 Iq (typ) (mA) 0.17 Thermal resistance θJA (°C/W) 178 Rating Catalog Load capacitance (min) (µF) 2.2 Regulated outputs (#) 1 Features Enable Accuracy (%) 2 PSRR at 100 KHz (dB) 44 Dropout voltage (Vdo) (typ) (mV) 112 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.2 Vin (max) (V) 5.5 Vin (min) (V) 2.7 Vout (max) (V) 5.4 Vout (min) (V) 1.22 Fixed output options (V) 1.8, 2.5, 2.8, 2.85, 3, 3.3, 4.75 Noise (µVrms) 32 Iq (typ) (mA) 0.17 Thermal resistance θJA (°C/W) 178 Rating Catalog Load capacitance (min) (µF) 2.2 Regulated outputs (#) 1 Features Enable Accuracy (%) 2 PSRR at 100 KHz (dB) 44 Dropout voltage (Vdo) (typ) (mV) 112 Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-23 (DBV) 6 8.12 mm² 2.9 x 2.8
  • 200-mA RF Low-Dropout Regulator
    With Enable
  • Available in Fixed-Voltage Versions from 1.8 V to
    4.75 V and Adjustable (1.22 V to 5.5 V)
  • High PSRR (70 dB at 10 kHz)
  • Low Noise (32 µVRMS, TPS79328)
  • Fast Start-Up Time (50 µs)
  • Stable With a 2.2-µF Ceramic Capacitor
  • Excellent Load and Line Transient Response
  • Very Low Dropout Voltage (112 mV at 200 mA,
    TPS79330)
  • 5- and 6-Pin SOT23 (DBV) and NanoStar Wafer
    Chip Scale (YZQ) Packages
  • 200-mA RF Low-Dropout Regulator
    With Enable
  • Available in Fixed-Voltage Versions from 1.8 V to
    4.75 V and Adjustable (1.22 V to 5.5 V)
  • High PSRR (70 dB at 10 kHz)
  • Low Noise (32 µVRMS, TPS79328)
  • Fast Start-Up Time (50 µs)
  • Stable With a 2.2-µF Ceramic Capacitor
  • Excellent Load and Line Transient Response
  • Very Low Dropout Voltage (112 mV at 200 mA,
    TPS79330)
  • 5- and 6-Pin SOT23 (DBV) and NanoStar Wafer
    Chip Scale (YZQ) Packages

The TPS793 family of low-dropout (LDO) low-power linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in NanoStar™ wafer chip scale and SOT23 packages. NanoStar packaging gives an ultrasmall footprint as well as an ultralow profile and package weight, making these devices ideal for portable applications such as handsets and PDAs. Each device in the family is stable, with a small, 2.2-µF ceramic capacitor on the output. The TPS793 family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 112 mV at 200 mA, TPS79330). Each device achieves fast start-up times (approximately 50 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79328 exhibits approximately 32 µVRMS of output voltage noise at 2.8-V output with a 0.1-µF bypass capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from the high PSRR and low-noise features as well as the fast response time.

The TPS793 family of low-dropout (LDO) low-power linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in NanoStar™ wafer chip scale and SOT23 packages. NanoStar packaging gives an ultrasmall footprint as well as an ultralow profile and package weight, making these devices ideal for portable applications such as handsets and PDAs. Each device in the family is stable, with a small, 2.2-µF ceramic capacitor on the output. The TPS793 family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 112 mV at 200 mA, TPS79330). Each device achieves fast start-up times (approximately 50 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79328 exhibits approximately 32 µVRMS of output voltage noise at 2.8-V output with a 0.1-µF bypass capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from the high PSRR and low-noise features as well as the fast response time.
open-in-new Andere Linear- und Low-Dropout-Regler (LDO) suchen
Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

open-in-new Alternativen vergleichen
Gleiche Funktionalität, andere Pinbelegung als verglichener Baustein
TLV705 AKTIV Rauscharmer Spannungsregler mit extrem niedrigem IQ und geringer Dropout-Spannung, 200 mA, mit hohem 56% smaller WCSP package, lower VIN range, lower cost, improved noise, improved PSRR>10 Hz, lower IQ
TPS784 AKTIV 300-mA-Spannungsregler mit niedrigem IQ, hohem PSRR und niedrigem Dropout (LDO) mit hoher Genauig High-accuracy (0.5% typical), 25-uA IQ, adjustable-output LDO in SOT-23 package

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Typ Titel Datum
* Data sheet TPS793 Low-Noise, High PSRR, RF, 200-mA Low-Dropout Linear Regulators in NanoStar™ Wafer Chip Scale and SOT-23 datasheet (Rev. L) PDF | HTML 07 Aug 2014
* Radiation & reliability report TPS793285YEQ Reliability Report 10 Okt 2003
Application note Cyclone™ III FPGA Starter Kit Power Reference Design 27 Mär 2008
User guide DEM-SOT23LDO Demonstration Fixture User's Guide (Rev. A) 02 Jun 2005
Application note NanoStar™ Wafer Chip-Scale Package Design Guide 05 Sep 2003

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DEM-SOT23LDO — DEM-SOT23LDO-kompatibel mit den meisten LDO-Reglern mit positivem Ausgang im 5- oder 6-Kanal-SOT23-G

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

TMDXEVM368 — Evaluierungsmodul TMS320DM36x

The TMS320DM36x Digital Video Evaluation Module (DVEVM) enables developers to start immediate evaluation of TI’s Digital Media (DMx) processors and begin building digital video applications such as IP security cameras, action cameras, drones, wearables, digital signage, video doorbells, and (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

TPS79301EVM — TPS79301-Evaluierungsmodul

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

TPS79328EVM — TPS79328-Evaluierungsmodul

The purpose of this EVM is to facilitate evaluation of the TPS793xx family of LDO regulators. Each EVM package contains one SLVP191 test board, with either a TPS79301DBV linear regulator or a TPS79328DBV linear regulator, as well as supporting passive components. The TPS79301DBV adjustable device (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Simulationsmodell

TPS79301 PSpice Transient Model

SLVMA75.ZIP (35 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS79318 PSpice Transient Model

SGLM013.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS79325 PSpice Transient Model

SGLM014.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS79328 PSpice Transient Model

SGLM015.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS793285 PSpice Transient Model

SGLM016.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS79330 PSpice Transient Model

SGLM012.ZIP (28 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS79333 PSpice Transient Model

SGLM017.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS793475 PSpice Transient Model

SGLM018.ZIP (21 KB) - PSpice Model
Herunterladen
Referenzdesigns

TIDEP0025 — Ein-Chip-Antriebslösung für industrielle Kommunikation und Motorsteuerung

This reference design implements hardware interface based on the HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The platform also allows you to implement real-time EtherCAT communications standards in a broad range of industrial automation equipment. It enables designs with a low (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDEP0035 — ARM MPU mit integrierter HIPERFACE DSL Master-Schnittstelle – Referenzdesign

This reference design implements HIPERFACE DSL master protocol on Industrial Communication Sub-System (PRU-ICSS). The two-wire interface allows integration of position feedback wires into motor cable.  It consists of AM437x PRU-ICSS firmware and TIDA-00177 transceiver reference design.
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00254 — Präzise Point-Cloud-Generation für 3D-Bildverarbeitungsanwendungen mit DLP®-Technologie

The 3D Machine Vision reference design employs Texas Instruments DLP® Advanced Light Control Software Development Kit (SDK) for LightCrafter™ series controllers, which allows developers to easily construct 3D point clouds by integrating TI’s digital micromirror device (DMD) (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00826 — 50-Ohm-2-GHz-Oszilloskop-Frontend – Referenzdesign

This reference design is part of an analog front-end for 50Ω-input oscilloscope application. System designers can readily use this evaluation platform to process input signals from DC to 2 GHz in both frequency-domain and time-domain applications.
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDEP0014 — Referenzdesign für zwei Kameras basierend auf TMDXEVM437X

Developers looking for camera support on the Sitara AM437x processors can use this reference design to jump start their development. The AM437x camera interface is a parallel port that can be configured as a single or dual camera interface. The dual camera configuration enables the use of two (...)
Schaltplan: PDF
Referenzdesigns

PMP2543 — Referenzdesign für Power-Management mit Altera Cyclone III FPGA

The Cyclone III power management design is a complete, non-isolated power solution and provides all 5 required rails for powering the FPGA. The design also includes complete power solutions for DDR Memory VTT and VDDQ rails and USB power. This design is optimized to power the Altera 3C25F324 (...)
Test report: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
SOT-23 (DBV) 5 Optionen anzeigen
SOT-23 (DBV) 6 Optionen anzeigen
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos