Startseite Energiemanagement Gate-Treiber Isolierte Gate-Treiber

UCC21220A

AKTIV

Isolierter 3,0-kVrms, 4-A/6-A-Zweikanal-Gate-Treiber mit Deaktivierungs-Pin & 5 V UVLO für MOSFETs &

Produktdetails

Number of channels 2 Isolation rating Basic Withstand isolation voltage (VISO) (Vrms) 3000 Working isolation voltage (VIOWM) (Vrms) 990 Transient isolation voltage (VIOTM) (VPK) 4242 Power switch IGBT, MOSFET Peak output current (A) 6 Features Disable Output VCC/VDD (max) (V) 18 Output VCC/VDD (min) (V) 6 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Propagation delay time (µs) 0.028 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 990 Rise time (ns) 5 Fall time (ns) 6 Undervoltage lockout (typ) (V) 5
Number of channels 2 Isolation rating Basic Withstand isolation voltage (VISO) (Vrms) 3000 Working isolation voltage (VIOWM) (Vrms) 990 Transient isolation voltage (VIOTM) (VPK) 4242 Power switch IGBT, MOSFET Peak output current (A) 6 Features Disable Output VCC/VDD (max) (V) 18 Output VCC/VDD (min) (V) 6 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Propagation delay time (µs) 0.028 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 990 Rise time (ns) 5 Fall time (ns) 6 Undervoltage lockout (typ) (V) 5
SOIC (D) 16 59.4 mm² 9.9 x 6
  • Supports basic and functional isolation
  • CMTI greater than 100V/ns
  • 4A peak source, 6A peak sink output
  • Switching parameters:
    • 40ns maximum propagation delay
    • 5ns maximum delay matching
    • 5.5ns maximum pulse-width distortion
    • 35µs maximum VDD power-up delay
  • Up to 18V VDD output drive supply
    • 5V and 8V VDD UVLO Options
  • Operating temperature range (TA) –40°C to 125°C
  • Narrow body SOIC-16 (D) package
  • Rejects input pulses shorter than 5ns
  • TTL and CMOS compatible inputs
  • Safety-related certifications:
    • 4242VPK isolation per DIN V VDE V 0884-11:2017-01 and DIN EN 61010-1 (planned)
    • 3000VRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2011 (planned)
  • Supports basic and functional isolation
  • CMTI greater than 100V/ns
  • 4A peak source, 6A peak sink output
  • Switching parameters:
    • 40ns maximum propagation delay
    • 5ns maximum delay matching
    • 5.5ns maximum pulse-width distortion
    • 35µs maximum VDD power-up delay
  • Up to 18V VDD output drive supply
    • 5V and 8V VDD UVLO Options
  • Operating temperature range (TA) –40°C to 125°C
  • Narrow body SOIC-16 (D) package
  • Rejects input pulses shorter than 5ns
  • TTL and CMOS compatible inputs
  • Safety-related certifications:
    • 4242VPK isolation per DIN V VDE V 0884-11:2017-01 and DIN EN 61010-1 (planned)
    • 3000VRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2011 (planned)

The UCC21220 and UCC21220A devices are basic and functional isolated dual-channel gate drivers with 4A peak-source and 6A peak-sink current. They are designed to drive power MOSFETs and GaNFETs in PFC, Isolated DC/DC, and synchronous rectification applications, with fast switching performance and robust ground bounce protection through greater than 100V/ns common-mode transient immunity (CMTI).

These devices can be configured as two low-side drivers, two high-side drivers, or half-bridge drivers. Two outputs can be paralleled to form a single driver which doubles the drive strength for heavy load conditions due to the best-in-class delay matching performance.

Protection features include the following: DIS pin shuts down both outputs simultaneously when it is set high, INA/B pin rejects input transient shorter than 5ns, both inputs and outputs can withstand –2V spikes for 200ns, all supplies have undervoltage lockout (UVLO), and active pulldown protection clamps the output below 2.1V when unpowered or floated.

With these features, these devices enable high efficiency, high power density, and robustness in a wide variety of power applications.

The UCC21220 and UCC21220A devices are basic and functional isolated dual-channel gate drivers with 4A peak-source and 6A peak-sink current. They are designed to drive power MOSFETs and GaNFETs in PFC, Isolated DC/DC, and synchronous rectification applications, with fast switching performance and robust ground bounce protection through greater than 100V/ns common-mode transient immunity (CMTI).

These devices can be configured as two low-side drivers, two high-side drivers, or half-bridge drivers. Two outputs can be paralleled to form a single driver which doubles the drive strength for heavy load conditions due to the best-in-class delay matching performance.

Protection features include the following: DIS pin shuts down both outputs simultaneously when it is set high, INA/B pin rejects input transient shorter than 5ns, both inputs and outputs can withstand –2V spikes for 200ns, all supplies have undervoltage lockout (UVLO), and active pulldown protection clamps the output below 2.1V when unpowered or floated.

With these features, these devices enable high efficiency, high power density, and robustness in a wide variety of power applications.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Gleiche Funktionalität, gleiche Pinbelegung wie verglichener Baustein
UCC21225A AKTIV Isolierter 2,5-kVrms-, 4-A/6-A-Zweikanal-Gate-Treiber mit doppeltem Eingang, 5 V UVLO & LGA-Gehäuse Smaller package, supports 2.5-kVrms isolation voltage

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 13
Typ Titel Datum
* Data sheet UCC21220, UCC21220A 4A, 6A, Dual-Channel Basic and Functional Isolated Gate Drivers with High Noise Immunity datasheet (Rev. F) PDF | HTML 02 Feb 2024
Certificate VDE Certificate for Basic Isolation for DIN EN IEC 60747-17 (Rev. W) 31 Jan 2024
Test report Peak Efficiency at 99%, 585-W High-Voltage Buck Reference Design 24 Apr 2020
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
Certificate UL Certification E181974 Vol 4. Sec 9 (Rev. A) 22 Jul 2019
User guide Gate Drive Voltage vs. Efficiency 25 Apr 2019
Application brief How to Drive High Voltage GaN FETs with UCC21220A 06 Mär 2019
White paper Impact of an isolated gate driver (Rev. A) 20 Feb 2019
Application note Common Mode Transient Immunity (CMTI) for UCC2122x Isolated Gate Drivers 19 Jul 2018
White paper Demystifying high-voltage power electronics for solar inverters 06 Jun 2018
Application note Solar Inverter Layout Considerations for UCC21220 06 Jun 2018
EVM User's guide UCC21220EVM-009 User's Guide (Rev. B) 12 Apr 2018

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

UCC21220EVM-009 — UCC21220 4 A, 6 A 3,0-kVRMS isolierter Zweikanal-Gate-Treiber – Evaluierungsmodul

UCC21220EVM-009 is designed for evaluating UCC21220, which is a 3.0-kVRMS Isolated Dual-Channel Gate Driver with 4.0-A source and 6.0-A sink peak current capability. This EVM could be served to evaluate the driver IC against its datsheet. The EVM can also be used as Driver IC component selection (...)
Benutzerhandbuch: PDF
Simulationsmodell

UCC21220AD PSpice Transient Model

SLUM649.ZIP (58 KB) - PSpice Model
Simulationsmodell

UCC21220AD Unencrypted PSpice Transient Model

SLUM650.ZIP (3 KB) - PSpice Model
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Referenzdesigns

PMP30446 — Spitzenwirkungsgrad bei 99 %, 585-W-Hochspannungs-Abwärtswandler-Referenzdesign mit Standard-Si-MOSF

This reference design converts a DC-input source in the range of 450 V to 780 V into non-isolated 390 V at 1.5 A. This is an alternative solution to SiC-FET and SiC-Diode buck converter, since the actual power stage uses only standard silicon components. In order to employ 600 V rated devices, the (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

PMP40500 — Referenzdesign für Halbbrücke mit 54 VDC Eingang, 12 V 42 A Ausgang

Dieses Referenzdesign für Halbbrücken mit 12 V und 42 A Ausgang eignet sich für Buswandler in kabelgebundenen Netzwerk-Campus- und Abzweigschaltern. Das Design zeichnet sich durch einen hohen Wirkungsgrad und verschiedene Fehlerschutzfunktionen (Überstrom und Kurzschluss) aus. Das Design bietet (...)
Test report: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
SOIC (D) 16 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos