JAJSEY1C April   2019  – March 2022 ADC12DJ5200RF


  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics: DC Specifications
    6. 6.6  Electrical Characteristics: Power Consumption
    7. 6.7  Electrical Characteristics: AC Specifications (Dual-Channel Mode)
    8. 6.8  Electrical Characteristics: AC Specifications (Single-Channel Mode)
    9. 6.9  Timing Requirements
    10. 6.10 Switching Characteristics
    11. 6.11 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Device Comparison
      2. 7.3.2  Analog Inputs
        1. Analog Input Protection
        2. Full-Scale Voltage (VFS) Adjustment
        3. Analog Input Offset Adjust
      3. 7.3.3  ADC Core
        1. ADC Theory of Operation
        2. ADC Core Calibration
        3. Analog Reference Voltage
        4. ADC Overrange Detection
        5. Code Error Rate (CER)
      4. 7.3.4  Temperature Monitoring Diode
      5. 7.3.5  Timestamp
      6. 7.3.6  Clocking
        1. Noiseless Aperture Delay Adjustment (tAD Adjust)
        2. Aperture Delay Ramp Control (TAD_RAMP)
        3. SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
          1. SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
          2. Automatic SYSREF Calibration
      7. 7.3.7  Programmable FIR Filter (PFIR)
        1. Dual Channel Equalization
        2. Single Channel Equalization
        3. Time Varying Filter
      8. 7.3.8  Digital Down Converters (DDC)
        1. Rounding and Saturation
        2. Numerically-Controlled Oscillator and Complex Mixer
          1. NCO Fast Frequency Hopping (FFH)
          2. NCO Selection
          3. Basic NCO Frequency Setting Mode
          4. Rational NCO Frequency Setting Mode
          5. NCO Phase Offset Setting
          6. NCO Phase Synchronization
        3. Decimation Filters
        4. Output Data Format
        5. Decimation Settings
          1. Decimation Factor
          2. DDC Gain Boost
      9. 7.3.9  JESD204C Interface
        1. Transport Layer
        2. Scrambler
        3. Link Layer
        4. 8B/10B Link Layer
          1. Data Encoding (8B/10B)
          2. Multiframes and the Local Multiframe Clock (LMFC)
          3. Code Group Synchronization (CGS)
          4. Initial Lane Alignment Sequence (ILAS)
          5. Frame and Multiframe Monitoring
        5. 64B/66B Link Layer
          1. 64B/66B Encoding
          2. Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
          3. Block, Multiblock and Extended Multiblock Alignment using Sync Header
            1. Cyclic Redundancy Check (CRC) Mode
            2. Forward Error Correction (FEC) Mode
          4. Initial Lane Alignment
          5. Block, Multiblock and Extended Multiblock Alignment Monitoring
        6. Physical Layer
          1. SerDes Pre-Emphasis
        7. JESD204C Enable
        8. Multi-Device Synchronization and Deterministic Latency
        9. Operation in Subclass 0 Systems
      10. 7.3.10 Alarm Monitoring
        1. Clock Upset Detection
        2. FIFO Upset Detection
    4. 7.4 Device Functional Modes
      1. 7.4.1 Dual-Channel Mode
      2. 7.4.2 Single-Channel Mode (DES Mode)
      3. 7.4.3 Dual-Input Single-Channel Mode (DUAL DES Mode)
      4. 7.4.4 JESD204C Modes
        1. JESD204C Operating Modes Table
        2. JESD204C Modes continued
        3. JESD204C Transport Layer Data Formats
        4. 64B/66B Sync Header Stream Configuration
      5. 7.4.5 Power-Down Modes
      6. 7.4.6 Test Modes
        1. Serializer Test-Mode Details
        2. PRBS Test Modes
        3. Clock Pattern Mode
        4. Ramp Test Mode
        5. Short and Long Transport Test Mode
          1. Short Transport Test Pattern
        6. D21.5 Test Mode
        7. K28.5 Test Mode
        8. Repeated ILA Test Mode
        9. Modified RPAT Test Mode
      7. 7.4.7 Calibration Modes and Trimming
        1. Foreground Calibration Mode
        2. Background Calibration Mode
        3. Low-Power Background Calibration (LPBG) Mode
      8. 7.4.8 Offset Calibration
      9. 7.4.9 Trimming
    5. 7.5 Programming
      1. 7.5.1 Using the Serial Interface
        1. SCS
        2. SCLK
        3. SDI
        4. SDO
        5. Streaming Mode
    6. 7.6 SPI Register Map
  8. Application Information Disclaimer
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Wideband RF Sampling Receiver
        1. Design Requirements
          1. Input Signal Path
          2. Clocking
        2. Detailed Design Procedure
          1. Calculating Values of AC-Coupling Capacitors
      2. 8.2.2 Reconfigurable Dual-Channel 5-GSPS or Single-Channel 10-Gsps Oscilloscope
        1. Design Requirements
          1. Input Signal Path
          2. Clocking
          3. ADC12DJ5200RF
    3. 8.3 Initialization Set Up
  9. Power Supply Recommendations
    1. 9.1 Power Sequencing
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. 143
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
      1.      Mechanical, Packaging, and Orderable Information


Forward Error Correction (FEC) Mode

Forward error correction (FEC) is an optional feature in JESD204C and is supported by the device. Whereas CRC-12 mode can only detect errors on the link, FEC is able to detect and correct errors in order to improve the bit error rate (BER) for error-sensitive applications. Many applications can tolerate random bit errors, however some applications, such as an oscilloscope, rely on long error-free measurements in order to detect a certain response from the device under test (DUT). An error in these applications may result in a false-positive detection of the response.

A scrambled multiblock of 32 blocks (2048 bits) is input into the FEC parity bit generator to generate the 26-bit parity word. The parity word is sent in the sync header stream of the next multiblock. The receiver then calculates its own 26-bit parity word and calculates the difference between the locally generated and received parity word, called the syndrome of the received bits. If the syndrome is 0, then all bits are assumed to have been received correctly, while any value other than 0 indicates at least one error in either the data bits or the parity word. If the syndrome is non-zero, then it can be used to determine the most likely error and then correct the error. The minimum latency from a bit error to detection and correct of a bit error in the first bit of a multiblock is 58 blocks.

The mapping of the sync header stream when using FEC mode is shown in Table 7-20. FEC[x] corresponds to bit x of the 26-bit FEC word. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. It is possible for a 00001 sequence to appear in another location within the sync header stream in FEC mode, however it is improbable to see the 00001 sequence in the same location within a sequence of multiple multiblocks. Therefore, in FEC mode it may take more than one multiblock to find the end of a multiblock. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.

Table 7-20 Sync Header Stream Bit Mapping for FEC Mode

The FEC encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 26-bit parity word using the generator polynomial given by Equation 14. The 2048 scrambled input bits plus 26 parity bits forms a shortened (2074, 2048) binary cyclic code. The (2074, 2048) binary cyclic code is shortened from the cyclic Fire code (8687, 8661). This polynomial can correct up to a 9-bit burst error per multiblock.

Equation 14. g(x) = (x17+1)(x9+x4+1) == x26+x21+x17+x9+x4+1

The full 26-bit FEC parity word generation is shown in Figure 7-22. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 26-bit parity word, FEC[25:0], is taken from the Sx blocks after the full 2048 bit sequence is processed. The Sx blocks are initialized with 0's before processing each multiblock. For more information on the FEC parity word generation, refer to the JESD204C standard.

GUID-3262144C-E4A6-41C0-AEA1-8C191303B3A8-low.gifFigure 7-22 FEC Parity Bit Generator

FEC decoding and error correction are not covered here. For full details on FEC decoding and error correction, refer to the JESD204C standard.