SCEA065B November   2018  – March 2021 SN74AVC4T774 , SN74AXC1T45 , SN74AXC4T245 , SN74AXC4T774 , SN74AXC8T245 , SN74AXC8T245-Q1 , SN74AXCH1T45 , SN74AXCH4T245 , SN74AXCH8T245


  1.   Trademarks
  2. 1Introduction
  3. 2Common Interfaces and AXC Implementation
    1. 2.1 General Purpose Input Output (GPIO)
    2. 2.2 Serial Peripheral Interface (SPI)
      1. 2.2.1 Voltage Translation for SPI
      2. 2.2.2 SPI Applications
    3.     8
    4. 2.3 UART
      1. 2.3.1 Voltage Translation With UART
      2. 2.3.2 UART Applications
    5. 2.4 Joint Test Action Group (JTAG)
      1. 2.4.1 JTAG Applications
    6. 2.5 Reduced Gigabit Media Independent Interface (RGMII)
      1. 2.5.1 Voltage Translation for RGMII
      2. 2.5.2 RGMII Applications
      3. 2.5.3 Skew Performance
  4. 3Summary
  5. 4Related Documentation
  6. 5Revision History

Serial Peripheral Interface (SPI)

Serial peripheral interface (SPI) provides synchronous communication between a processor and peripheral. SPI is a four line “controller-peripheral” architecture communication interface, with three lines driven by the controller (usually the processor) and one line driven by the peripheral (usually the peripheral). Table 2-1 describes the SPI signal interface.

Table 2-1 SPI Interface
CLKClock SignalController to Peripheral
CIPOController Input/Peripheral OutputPeripheral to Controller
COPIController Output/Peripheral InputController to Peripheral
CSPeripheral SelectController to Peripheral

The first signal line driven by the controller is CLK, which is the clock signal. With each clock pulse, the controller can transmit or receive one bit to or from the peripheral. The data rate is usually 10 Mbps, however, it can be extended as desired in the system. Since SPI is full duplex, two data lines are needed: COPI and CIPO. COPI stands for controller output peripheral input, and is driven by the controller to send data to the peripheral. CIPO stands for controller input peripheral output, and is driven by the peripheral to send data to the controller. The final line is CS, which is the peripheral select signal. The CS line is driven low by the controller to select the peripheral device for communication. Multiple peripherals may exist in a system and this ensures that the desired peripheral is being communicated with to prevent any system level bus contention. SPI is commonly used in the following:

  • Control signals
  • Sensors
  • Memory
  • LCD display
  • SD cards