Product details

Function Driver Protocols LVDS Number of transmitters 4 Number of receivers 0 Supply voltage (V) 5 Signaling rate (Mbps) 155.5 Input signal TTL, CMOS Output signal LVDS Rating Catalog Operating temperature range (C) -40 to 85
Function Driver Protocols LVDS Number of transmitters 4 Number of receivers 0 Supply voltage (V) 5 Signaling rate (Mbps) 155.5 Input signal TTL, CMOS Output signal LVDS Rating Catalog Operating temperature range (C) -40 to 85
SOIC (D) 16 59 mm² 9.9 x 6
  • >155.5 Mbps (77.7 MHz) switching rates
  • ±350 mV differential signaling
  • Ultra low power dissipation
  • 400 ps maximum differential skew (5V, 25°C)
  • 3.5 ns maximum propagation delay
  • Industrial operating temperature range
  • Military operating temperature range option
  • Available in surface mount packaging (SOIC) and (LCC)
  • Pin compatible with DS26C31, MB571 (PECL) and 41LG (PECL)
  • Compatible with IEEE 1596.3 SCI LVDS standard
  • Conforms to ANSI/TIA/EIA-644 LVDS standard
  • Available to Standard Microcircuit Drawing (SMD) 5962-95833

  • >155.5 Mbps (77.7 MHz) switching rates
  • ±350 mV differential signaling
  • Ultra low power dissipation
  • 400 ps maximum differential skew (5V, 25°C)
  • 3.5 ns maximum propagation delay
  • Industrial operating temperature range
  • Military operating temperature range option
  • Available in surface mount packaging (SOIC) and (LCC)
  • Pin compatible with DS26C31, MB571 (PECL) and 41LG (PECL)
  • Compatible with IEEE 1596.3 SCI LVDS standard
  • Conforms to ANSI/TIA/EIA-644 LVDS standard
  • Available to Standard Microcircuit Drawing (SMD) 5962-95833

The DS90C031 is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C031 accepts TTL/CMOS input levels and translates them to low voltage (350 mV) differential output signals. In addition the driver supports a TRI-STATE® function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state of 11 mW typical.

The DS90C031 and companion line receiver (DS90C032) provide a new alternative to high power psuedo-ECL devices for high speed point-to-point interface applications.

The DS90C031 is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C031 accepts TTL/CMOS input levels and translates them to low voltage (350 mV) differential output signals. In addition the driver supports a TRI-STATE® function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state of 11 mW typical.

The DS90C031 and companion line receiver (DS90C032) provide a new alternative to high power psuedo-ECL devices for high speed point-to-point interface applications.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet DS90C031 LVDS Quad CMOS Differential Line Driver datasheet (Rev. A) 14 May 2004
Application note How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03 Aug 2018
Application note How to Terminate LVDS Connections with DC and AC Coupling 16 May 2018
More literature Die D/S DS90C031 MDS MCD1630A LVDS Quad CMOS Differential Line Driver 24 Oct 2012
Application note LVDS Signal Quality: Cable Drive Measurements using Eye Patterns Test Report #3 15 May 2004
Application note AN-1110 LVDS Quad Dynamic I CC vs Frequency 15 May 2004
Application note An Overview of LVDS Technology 05 Oct 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DS90C031 IBIS Model

SNLM075.ZIP (4 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Package Pins Download
SOIC (D) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos