The DS90LVRA2 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates and CMOS output with slew rate control. The device is designed to support data rates of 600 Mbps (300 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.
The DS90LVRA2 accepts low voltage (350 mV typical) differential input signals and translates them to 1.8 V CMOS output levels depending on power supply voltage. The DS90LVRA2 has a flow-through design for easy PCB layout.
The DS90LVRA2 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | DS90LVRA2 LVDS Dual Differential Line Receiver datasheet | PDF | HTML | 19 Dec 2022 |
| Application brief | Enabling LVDS Links for Low Power FPGAs, Processors, and ASIC Implementations (Rev. A) | PDF | HTML | 25 Mar 2024 | |
| EVM User's guide | DS90LVRA2 EVM User's Guide | PDF | HTML | 22 Nov 2022 | |
| Certificate | DS90LVRA2EVM EU RoHS Declaration of Conformity (DoC) | 17 Nov 2022 |
For additional terms or required resources, click any title below to view the detail page where available.
The DS90LVRA2 evaluation module (EVM) is a platform for performance and functional evaluation of the DS90LVRA2 LVDS dual differential line receiver.
With this EVM, users can quickly evaluate the output waveform characteristics and signal integrity supported by the DS90LVRA2. SMA allows access to (...)
| Package | Pins | Download |
|---|---|---|
| WSON (DEM) | 8 | View options |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.