Product details

Function Receiver Protocols LVDS, CML, LVPECL Number of transmitters 0 Number of receivers 2 Supply voltage (V) 1.8 Input signal LVDS, CML, LVPECL Rating Catalog Operating temperature range (°C) -40 to 85, 0 to 70
Function Receiver Protocols LVDS, CML, LVPECL Number of transmitters 0 Number of receivers 2 Supply voltage (V) 1.8 Input signal LVDS, CML, LVPECL Rating Catalog Operating temperature range (°C) -40 to 85, 0 to 70
WSON (DEM) 8 4 mm² 2 x 2
  • 600 Mbps (300 MHz) switching rates
  • 50 ps differential skew (typical)
  • 0.1 ns channel-to-channel skew (typical)
  • 1.8 V power supply
  • Flow-through pinout
  • Power down high impedance on LVDS inputs
  • Output slew rate control
  • LVDS inputs accept LVDS/CML/LVPECL signals
  • Conforms to ANSI/TIA/EIA-644 standard
  • Pin compatible with DS90LV028A-Q1
  • OPN variants
    • Standard: 0°C to 70°C
    • Industrial: -40°C to +85°C
  • 600 Mbps (300 MHz) switching rates
  • 50 ps differential skew (typical)
  • 0.1 ns channel-to-channel skew (typical)
  • 1.8 V power supply
  • Flow-through pinout
  • Power down high impedance on LVDS inputs
  • Output slew rate control
  • LVDS inputs accept LVDS/CML/LVPECL signals
  • Conforms to ANSI/TIA/EIA-644 standard
  • Pin compatible with DS90LV028A-Q1
  • OPN variants
    • Standard: 0°C to 70°C
    • Industrial: -40°C to +85°C

The DS90LVRA2 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates and CMOS output with slew rate control. The device is designed to support data rates of 600 Mbps (300 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LVRA2 accepts low voltage (350 mV typical) differential input signals and translates them to 1.8 V CMOS output levels depending on power supply voltage. The DS90LVRA2 has a flow-through design for easy PCB layout.

The DS90LVRA2 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.

The DS90LVRA2 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates and CMOS output with slew rate control. The device is designed to support data rates of 600 Mbps (300 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LVRA2 accepts low voltage (350 mV typical) differential input signals and translates them to 1.8 V CMOS output levels depending on power supply voltage. The DS90LVRA2 has a flow-through design for easy PCB layout.

The DS90LVRA2 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet DS90LVRA2 LVDS Dual Differential Line Receiver datasheet PDF | HTML 19 Dec 2022
More literature Enabling LVDS Links for Low Power FPGAs, Processors, and ASIC Implementations PDF | HTML 15 Feb 2023
EVM User's guide DS90LVRA2 EVM User's Guide PDF | HTML 22 Nov 2022
Certificate DS90LVRA2EVM EU RoHS Declaration of Conformity (DoC) 17 Nov 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DS90LVRA2EVM — DS90LVRA2 evaluation module for dual-channel LVDS receiver

The DS90LVRA2 EVM is an evaluation module designed for performance and functional evaluation of the Texas Instruments DS90LVRA2 LVDS dual differential line receiver.

With this kit, users can quickly evaluate the output waveform characteristics and signal integrity supported by the DS90LVRA2. SMA (...)

User guide: PDF | HTML
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
WSON (DEM) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos