The DS92LV242x chipset translates a parallel 24–bit LVCMOS data interface into a single high-speed CML serial interface with embedded clock information. This single serial stream eliminates skew issues between clock and data, reduces connector size, and reduces interconnect cost for transferring a 24-bit or less bus over FR-4 printed-circuit board backplanes and balanced cables. In addition, the DS92LV242x chipset also features a 3-bit control bus for slow speed signals. This allows for video and display applications with up to 24 bits per pixel (RGB).
Programmable transmit de-emphasis, receive equalization, on-chip scrambling, and DC balancing enables longer distance transmission over lossy cables and backplanes. The DS92LV2422 automatically locks to incoming data without an external reference clock or special sync patterns, providing easy plug-and-go operation. EMI is minimized by the use of low voltage differential signaling, receiver drive strength control, and spread spectrum clocking capability.
The DS92LV242x chipset is programmable though an I2C interface as well as through pins. A built-in, at-speed BIST feature validates link integrity and may be used for system diagnostics. The DS92LV2421 is offered in a 48-pin WQFN, and the DS92LV2422 is offered in a 60-pin WQFN package. Both devices operate over the full industrial temperature range of –40°C to 85°C.
| Type | Title | Date | |
|---|---|---|---|
| * | Data sheet | DS92LV242x 10-MHz to 75-MHz, 24-Bit Channel Link II Serializer And Deserializer datasheet (Rev. C) | 31 May 2016 |
| Application note | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 09 Nov 2018 | |
| Application note | How to Design LVDS SerDes in Industrial Systems | 16 Jul 2018 | |
| Technical article | Applications of Low Voltage Differential Signaling (LVDS) in Multifunction and Industrial Printers | 24 Aug 2017 | |
| Application note | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 29 Apr 2013 | |
| User guide | LV24EVK01 Channel Link II Ser/Des Evaluation Kit User Guide | 25 Jan 2012 | |
| Design guide | Channel Link II Design Guide | 21 Jan 2011 | |
| Application note | Go the Distance: Industrial SerDes with Embedded Clock and Control | 20 Oct 2010 |
For additional terms or required resources, click any title below to view the detail page where available.
The LV24EVK01 is an evaluation kit designed to demonstrate performance and capabilities of the DS92LV2421 and DS92LV2422 Channel Link II Serializer/Deserializer chipset.
The DS92LV2421 serializer board accepts LVCMOS input signals and provides a single serialized Channel Link II CML data pair as an (...)
| Package | Pins | Download |
|---|---|---|
| WQFN (RHS) | 48 | View options |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.
