The DS99R124AQ converts FPD-Link II to FPD-Link. It translates a high-speed serialized interface with an embedded clock over a single pair (FPD-Link II) to three LVDS data/control streams and one LVDS clock pair (FPD-Link). This serial bus scheme greatly eases system design by eliminating skew problems between clock and data, reduces the number of connector pins, reduces the interconnect size, weight, and cost, and overall eases PCB layout. In addition, internal DC balanced decoding is used to support AC-coupled interconnects.
The DS99R124AQ converter recovers the data (RGB) and control signals and extracts the clock from a serial stream (FPD-Link II). It is able to lock to the incoming data stream without the use of a training sequence or special SYNC patterns and does not require a reference clock. A link status (LOCK) output signal is provided.
Adjustable input equalization of the serial input stream provides compensation for transmission medium losses of the cable and reduces the medium-induced deterministic jitter. EMI is minimized by the use of low voltage differential signaling, output state select feature, and additional output spread spectrum generation.
With fewer wires to the physical interface of the display, FPD-Link output with LVDS technology is ideal for high speed, low power and low EMI data transfer.
The DS99R124AQ is offered in a 48-pin WQFN package and is specified over the automotive AEC-Q100 Grade 2 temperature range of -40˚C to +105˚C.
All trademarks are the property of their respective owners.
|Part number||Order||Function||Color depth (bpp)||Pixel clock min (MHz)||Pixel clock (Max) (MHz)||Input compatibility||Output compatibility||Features||Signal conditioning||EMI reduction||Diagnostics||Total throughput (Mbps)||Rating||Operating temperature range (C)||Package Group||Package size: mm2:W x L (PKG)|
||Deserializer||18||5||43||FPD-Link II LVDS||FPD-Link LVDS||I2C Config||Equalizer||
|BIST||1032||Automotive||-40 to 105||WQFN | 48||48WQFN: 49 mm2: 7 x 7 (WQFN | 48)|