Product details

Technology Family LSF Applications I2C Bits (#) 8 High input voltage (Min) (Vih) 0.95 High input voltage (Max) (Vih) 5 Vout (Min) (V) 0.95 Vout (Max) (V) 5 IOH (Max) (mA) 0 IOL (Max) (mA) 0 Rating Automotive
Technology Family LSF Applications I2C Bits (#) 8 High input voltage (Min) (Vih) 0.95 High input voltage (Max) (Vih) 5 Vout (Min) (V) 0.95 Vout (Max) (V) 5 IOH (Max) (mA) 0 IOL (Max) (mA) 0 Rating Automotive
TSSOP (PW) 20 42 mm² 6.5 x 6.4
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device HBM ESD classification level 2000-V
    • Device CDM ESD classification level 1000-V
  • Provides bidirectional voltage translation with no direction pin
  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≤ 30-pF capacitive load and up to 40 MHz up or down translation at 50-pF capacitive load
  • Supports hot insertion
  • Allow bidirectional voltage level translation between
    • 0.95 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.2 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.8 V ↔ 2.5 V, 3.3 V, 5 V
    • 2.5 V ↔ 3.3 V, 5 V
    • 3.3 V ↔ 5 V
  • Low standby current
  • 5-V tolerance I/O port to support TTL
  • Low ron provides less signal distortion
  • High-impedance I/O pins for EN = low
  • Flow-through pinout for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD 17
  • –40°C to +125°C operating temperature range
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device HBM ESD classification level 2000-V
    • Device CDM ESD classification level 1000-V
  • Provides bidirectional voltage translation with no direction pin
  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≤ 30-pF capacitive load and up to 40 MHz up or down translation at 50-pF capacitive load
  • Supports hot insertion
  • Allow bidirectional voltage level translation between
    • 0.95 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.2 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.8 V ↔ 2.5 V, 3.3 V, 5 V
    • 2.5 V ↔ 3.3 V, 5 V
    • 3.3 V ↔ 5 V
  • Low standby current
  • 5-V tolerance I/O port to support TTL
  • Low ron provides less signal distortion
  • High-impedance I/O pins for EN = low
  • Flow-through pinout for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD 17
  • –40°C to +125°C operating temperature range

  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at <= 30 pF cap load and up to 40 MHz up/down translation at 50 pF cap load:
    • Allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO).
  • Bidirectional voltage translation without DIR pin:
    • Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I2C, or SMbus).
  • 5 V tolerance on IO port and 125°C support:
    • With 5 V tolerance and 125°C support, the LSF family is flexible and compliant with TTL levels in industrial and telecom applications.
  • Channel specific translation:
    • The LSF family is able to set up different voltage translation levels on each channel.

  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at <= 30 pF cap load and up to 40 MHz up/down translation at 50 pF cap load:
    • Allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO).
  • Bidirectional voltage translation without DIR pin:
    • Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I2C, or SMbus).
  • 5 V tolerance on IO port and 125°C support:
    • With 5 V tolerance and 125°C support, the LSF family is flexible and compliant with TTL levels in industrial and telecom applications.
  • Channel specific translation:
    • The LSF family is able to set up different voltage translation levels on each channel.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet LSF0108-Q1 Automotive 8-Channel Multi-Voltage Level Translator datasheet (Rev. D) 29 Apr 2021
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
User guide LSF-EVM Hardware User's Guide 05 Jul 2017
Technical article How to shift your automotive design to another level 17 Aug 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Generic Logic EVM Supporting 14 through 24 Pin PW, DB, D, DW, NS, P, N, and DGV Packages

This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
In stock
Limit: 5
Evaluation board

LSF-EVM — 1 to 8-bit LSF Translator Family Evaluation Module

The LSF family of devices are level translators that support a voltage range of 0.95V and 5V and provide multi-voltage bidirectional translation without a direction pin.

The LSF-EVM comes populated with the LSF0108PWR device and has landing patterns that are compatible with the LSF0101DRYR (...)

In stock
Limit: 5
Package Pins Download
TSSOP (PW) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos