Product details


Protocols MIPI DSI, eDP Speed (Max) (Gbps) 12 Supply voltage (V) 1.2 Operating temperature range (C) -40 to 85 open-in-new Find other HDMI, DisplayPort & MIPI ICs

Package | Pins | Size

HTQFP (PAP) 64 144 mm² 12 x 12 open-in-new Find other HDMI, DisplayPort & MIPI ICs


  • Embedded DisplayPort (eDP) 1.4 Compliant
    Supporting 1, 2, or 4 Lanes at 1.62 Gbps (RBR),
    2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24
    Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2).
  • Implements MIPI® D-PHY Version 1.1 Physical
    Layer Front-End and Display Serial Interface (DSI)
    Version 1.02.00
  • Dual-Channel DSI Receiver Configurable for One,
    Two, Three, or Four D-PHY Data Lanes Per
    Channel Operating up to 1.5 Gbps Per Lane
  • Supports 18 bpp and 24 bpp DSI Video Packets
    With RGB666 and RGB888 Formats
  • Suitable for 60 fps 4K 4096 × 2304 Resolution at
    18 bpp Color, and WUXGA 1920 × 1200
    Resolution with 3D Graphics at 60 fps (120 fps
  • MIPI Front-End Configurable for Single-Channel
    or Dual-Channel DSI Configuration
  • Supports Dual-Channel DSI Odd, Even and Left,
    Right Operating Modes
  • 1.2-V Main VCC Power Supply and 1.8-V Supply
    for Digital I/Os
  • Low-Power Features Include Panel Refresh and
    MIPI Ultralow Power State (ULPS) Support
  • DisplayPort Lane Polarity and Assignment
  • Supports 12-MHz, 19.2-MHz, 26-MHz, 27-MHz,
    and 38.4-MHz Frequencies Through External
    Reference Clock (REFCLK)
  • ESD Rating ±2 kV (HBM)
  • Packaged in 64-Terminal HTQFP (PAP)
  • Temperature Range: –40°C to +85°C
open-in-new Find other HDMI, DisplayPort & MIPI ICs


The SN65DSI86-Q1 DSI to embedded DisplayPort (eDP) bridge features a dual-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1.5 Gbps per lane and a maximum input bandwidth of 12 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a DisplayPort with up to four lanes at either 1.62 Gbps, 2.16 Gbps, 2.43 Gbps, 2.7 Gbps, 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps.

The SN65DSI86-Q1 is well suited for WQXGA at 60 frames per second, as well as 3D graphics at 4K and true HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and DisplayPort interfaces.

Designed with industry compliant interface technology, the is compatible with a wide range of microprocessors, and is designed with a range of power management features, including panel refresh support, and the MIPI defined ultralow power state (ULPS) support.

The SN65DSI86 Q1 is implemented in a 10-mm × 10-mm HTQFP at 0.5-mm pitch package, and operates across a temperature range from –40°C to +85°C.

In the rest of this document, the SN65DSI86-Q1 is referred to as SN65DSIx6 or DSIx6.

open-in-new Find other HDMI, DisplayPort & MIPI ICs

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 2
Type Title Date
* Datasheet SN65DSIx6-Q1 MIPI® DSI to eDP™ Bridge datasheet (Rev. A) Dec. 29, 2015
Application note SN65DSI86 and SN65DSI96 Hardware Implementation Guide Oct. 08, 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Software development

Tuner video configuration software tool
DSI-TUNER The DSI Tuner video configuration tool generates the video timing and the configuration register values required to transfer the DSI data to the LVDS panel using the SN65DSI8x DSI-to-LVDS bridge device. The timing and the register values are calculated based on inputs entered in the input fields (...)
  • Generates the video timing and the configuration
    register values required to transfer the DSI data to the LVDS panel
  • Calculates timing and register values based on
    inputs entered in tool

Design tools & simulation

SLLM242.ZIP (92 KB) - IBIS Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

CAD/CAE symbols

Package Pins Download
HTQFP (PAP) 64 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos