SN65LVDS048A

ACTIVE

Quad LVDS receiver with flow-through pinout

SN65LVDS048A

ACTIVE

Product details

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 400 Input signal LVDS Output signal LVTTL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 400 Input signal LVDS Output signal LVTTL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • >400 Mbps (200 MHz) Signaling Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Channel-to-Channel Skew (Typ)
  • 200 ps Differential Skew (Typ)
  • Propagation Delay Times 2.7 ns (Typ)
  • 3.3-V Power Supply Design
  • High Impedance LVDS Inputs on Power Down
  • Low-Power Dissipation (40 mW at 3.3 V Static)
  • Accepts Small Swing (350 mV) Differential Signal Levels
  • Supports Open, Short, and Terminated Input Fail-Safe
  • Industrial Operating Temperature Range (–40°C to 85°C)
  • Conforms to TIA/EIA-644 LVDS Standard
  • Available in SOIC and TSSOP Packages
  • Pin-Compatible With DS90LV048A From National

  • >400 Mbps (200 MHz) Signaling Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Channel-to-Channel Skew (Typ)
  • 200 ps Differential Skew (Typ)
  • Propagation Delay Times 2.7 ns (Typ)
  • 3.3-V Power Supply Design
  • High Impedance LVDS Inputs on Power Down
  • Low-Power Dissipation (40 mW at 3.3 V Static)
  • Accepts Small Swing (350 mV) Differential Signal Levels
  • Supports Open, Short, and Terminated Input Fail-Safe
  • Industrial Operating Temperature Range (–40°C to 85°C)
  • Conforms to TIA/EIA-644 LVDS Standard
  • Available in SOIC and TSSOP Packages
  • Pin-Compatible With DS90LV048A From National

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from –40°C to 85°C.

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from –40°C to 85°C.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device.
SN65LVDS047 ACTIVE Quad LVDS driver with flow-through pinout Receiver variant

Technical documentation

No results found. Please clear your search and try again.
View all 6
Top documentation Type Title Format options Date
* Data sheet LVDS Quad Differential Line Receiver datasheet (Rev. B) Sep 3, 2002
Application note Introduction to HVDC Architecture and Solutions for Control and Protection (Rev. C) PDF | HTML May 19, 2026
Application brief LVDS to Improve EMC in Motor Drives Sep 27, 2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? Aug 3, 2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling May 16, 2018
Application note An Overview of LVDS Technology Oct 5, 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65LVDS048A IBIS Model D PKG (Rev. A)

SLLC048 (32 KB) - IBIS model
Supported products & hardware
Simulation model

SN65LVDS048A IBIS Model PW PKG

SLLC213.ZIP (4 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos