Product details


Function Serializer Protocols Channel-Link I Supply voltage (V) 1.8 Signaling rate (Mbps) 1755 Input signal CMOS Output signal LVDS Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other LVDS, M-LVDS & PECL ICs

Package | Pins | Size

NFBGA (ZXH) 80 25 mm² 5 x 5 open-in-new Find other LVDS, M-LVDS & PECL ICs


  • FlatLink™3G serial interface technology
  • Compatible with FlatLink3G receivers such as SN65LVDS302
  • Input supports 24-bit RGB video mode interface
  • 24-Bit RGB data, 3 control bits, 1 parity bit and 2 reserved bits transmitted over 1, 2 or 3 differential lines
  • SubLVDS differential voltage levels
  • Effective data throughput up to 1755 Mbps
  • Three operating modes to conserve power
    • Active-mode QVGA 17.4 mW (typ)
    • Active-mode VGA 28.8 mW (typ)
    • Shutdown mode 0.5 µA (typ)
    • Standby mode 0.5 µA (typ)
  • Bus swap for increased PCB layout flexibility
  • 1.8-V supply voltage
  • ESD rating > 2 kV (HBM)
  • Pixel clock range of 4 MHz–65 MHz
  • Failsafe on all CMOS inputs
  • Packaging: 80 pin 5mm × 5mm nFBGA
  • Very low EMI meets SAE J1752/3 ’M’-spec
open-in-new Find other LVDS, M-LVDS & PECL ICs


The SN65LVDS301 serializer device converts 27 parallel data inputs to 1, 2, or 3 Sub Low-Voltage Differential Signaling (SubLVDS) serial outputs. It loads a shift register with 24 pixel bits and 3 control bits from the parallel CMOS input interface. In addition to the 27 data bits, the device adds a parity bit and two reserved bits into a 30-bit data word. Each word is latched into the device by the pixel clock (PCLK). The parity bit (odd parity) allows a receiver to detect single bit errors. The serial shift register is uploaded at 30, 15, or 10 times the pixel-clock data rate depending on the number of serial links used. A copy of the pixel clock is output on a separate differential output.

FPC cabling typically interconnects the SN65LVDS301 with the display. Compared to parallel signaling, the LVDS301 outputs significantly reduce the EMI of the interconnect by over 20 dB. The electromagnetic emission of the device itself is very low and meets the meets SAE J1752/3 ’M’-spec. (see Figure 6-22)

The SN65LVDS301 is characterized for operation over ambient air temperatures of –40°C to 85°C. All CMOS inputs offer failsafe features to protect them from damage during power-up and to avoid current flow into the device inputs during power-up. An input voltage of up to 2.165 V can be applied to all CMOS inputs while VDD is between 0V and 1.65V.

open-in-new Find other LVDS, M-LVDS & PECL ICs

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Programmable 27 Bit Display Serial Interface Transmitter datasheet (Rev. E) Jun. 04, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
NFBGA (ZXH) 80 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​