SN74AS175B Quadruple D-Type Positive-Edge-Triggered Flip-Flops With Clear | TI.com

SN74AS175B (ACTIVE) Quadruple D-Type Positive-Edge-Triggered Flip-Flops With Clear

Quadruple D-Type Positive-Edge-Triggered Flip-Flops With Clear - SN74AS175B
Datasheet
 

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR)\ input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

Features

  • ’ALS174 and ’AS174 Contain Six Flip-Flops With Single-Rail Outputs
  • ’ALS175 and ’AS175B Contain Four Flip-Flops With Double-Rail Outputs
  • Buffered Clock and Direct-Clear Inputs
  • Applications Include:
    • Buffer/Storage Registers
    • Shift Registers
    • Pattern Generators
  • Fully Buffered Outputs for Maximum Isolation From External Disturbances (’AS Only)

Parametrics

Compare all products in D-type flip-flop Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Bits (#) Voltage (Nom) (V) F @ nom voltage (Max) (MHz) ICC @ nom voltage (Max) (mA) tpd @ nom Voltage (Max) (ns) IOL (Max) (mA) IOH (Max) (mA) 3-state output Rating Operating temperature range (C)
SN74AS175B Order now AS     4.5     5.5     4     5     125     34     10     20     -2     No     Catalog     0 to 70    
SN54AS175B Samples not available AS     4.5     5.5     4     5     125     34     10     20     -2     No     Military     -55 to 125