Product details
Parameters
Package | Pins | Size
Features
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up to 10 LSTTL Loads
- Low Power Consumption, 20-µA Max ICC
- Typical tpd = 8 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
Description
The HC03 devices contain four independent 2-input NAND gates. They perform the Boolean function Y = (A B)\ or Y = A\ + B\ in positive logic. The open-drain outputs require pullup resistors to perform correctly. They may be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.
Technical documentation
No results found. Please clear your search and try again.
View all 16 Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
14-24-LOGIC-EVM
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
- Board design allows for versatility in evaluation
- Supports a wide-range of logic devices
Design tools & simulation
SCLM233.ZIP (6 KB) - PSpice Model
Reference designs
TIDM-SERVODRIVE — The DesignDRIVE Development Kit is a reference design for a complete industrial drive directly connecting to a three phase ACI or PMSM motor. Many drive topologies can be created from the combined control, power and communications technologies included on this single platform. Includes (...)
TIDM-MINI-DC — The TIDM-MINI-DC reference design implements a light-weight powerline communication (PLC) data concentrator (DC) solution integrated with an Ethernet repeater feature. A power grid network is static, which means that once end-nodes are installed the number of nodes to be supported by a DC is fixed (...)
Design files
-
download Data Concentrator for Smaller AMI Networks Reduces Infrastructure Cost BOM.pdf (163KB) -
download Data Concentrator for Smaller AMI Networks Reduces Infrastructure Assembly Files.zip (1250KB) -
download Data Concentrator Smaller AMI Networks Reduces Infrastructure Costs Layer Plots.zip (1115KB) -
download Data Concentrator for Smaller AMI Networks Reduces Infrastructure Cost CAD Files.zip (356KB) -
download Data Concentrator for Smaller AMI Networks Reduces Infrastructure Cost Gerber.zip (939KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
PDIP (N) | 14 | View options |
SO (NS) | 14 | View options |
SOIC (D) | 14 | View options |
TSSOP (PW) | 14 | View options |
Ordering & quality
Information included:
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.