These positive-edge-triggered D-type flip-flops have a direct clear (CLR)\ input. The HC175 devices feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.
|Part number||Order||Technology Family||Input type||Output type||VCC (Min) (V)||VCC (Max) (V)||IOL (Max) (mA)||IOH (Max) (mA)||Rating||Package Group|
PDIP | 16
SOIC | 16
SO | 16
SSOP | 16
TSSOP | 16
|SN54HC175||Samples not available||HC||CMOS||CMOS||2||6||5.2||-5.2||Military||
CDIP | 16
CFP | 16
LCCC | 20