Top

Product details

Parameters

Function Addressable Latch, Decoder, Demultiplexer Channels (#) 1 VCC (Min) (V) 2 VCC (Max) (V) 6 Input type Schmitt-Trigger Output type Push-Pull Data rate (Max) (Mbps) 120 IOL (Max) (mA) 7.8 IOH (Max) (mA) -7.8 open-in-new Find other Other latch

Package | Pins | Size

SOIC (D) 16 59 mm² 9.9 x 6 TSSOP (PW) 16 TSSOP (PW) 16 22 mm² 5 x 4.4 open-in-new Find other Other latch

Features

  • Wide operating voltage range: 2 V to 6 V
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Low power consumption
    • Typical ICC of 100 nA
    • Typical input leakage current of ±100 nA
  • ±7.8-mA output drive at 6 V
  • Extended ambient temperature range: –40°C to +125°C, TA

All trademarks are the property of their respective owners.

open-in-new Find other Other latch

Description

The SN74HCS259 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

open-in-new Find other Other latch
Download
Similar products you might be interested in
open-in-new Compare products
Same functionality and pinout but is not an equivalent to the compared device:
NEW SN74HCS259-Q1 ACTIVE Automotive 8-bit addressable latches Optimized for automotive applications

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 1
Type Title Date
* Datasheet SN74HCS259 8-Bit Addressable Latches with Schmitt-Trigger Inputs datasheet Sep. 17, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
10
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODEL Download
SCLM320.ZIP (249 KB) - IBIS Model

CAD/CAE symbols

Package Pins Download
SOIC (D) 16 View options
TSSOP (PW) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos