NEW

SN74HCS264-Q1

ACTIVE

Automotive 8-bit parallel-out serial shift registers

Top
Automotive 8-bit parallel-out serial shift registers

SN74HCS264-Q1

ACTIVE

Product details

Parameters

Bits (#) 8 Technology Family HCS VCC (Min) (V) 2 VCC (Max) (V) 6 Input type Schmitt-trigger Output type Push-pull IOL (Max) (mA) 7.8 IOH (Max) (mA) -7.8 open-in-new Find other Shift register

Package | Pins | Size

SOIC (D) 14 52 mm² 8.65 x 6 TSSOP (PW) 14 32 mm² 5 x 6.4 open-in-new Find other Shift register

Features

  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1: –40°C to +125°C, TA
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classifcation Level C6
  • Wide operating voltage range: 2 V to 6 V
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Low power consumption
    • Typical ICC of 100 nA
    • Typical input leakage current of ±100 nA
  • 7.8-mA output drive at 6 V

All trademarks are the property of their respective owners.

open-in-new Find other Shift register

Description

The device contains an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. All inputs include Schmitt-trigger architecture, adding noise margin and eliminating any input transition rate requirement. Clocking occurs on the low-to-high-level transition of CLK.

Upon a clock trigger, the device will store the result of the (A ● B) input data line in the first register and propagate each register’s data to the next register. The outputs are inverted from the data stored.

open-in-new Find other Shift register
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 1
Type Title Date
* Datasheet SN74HCS264-Q1 Automotive 8-Bit Parallel-Out Serial Shift Registers datasheet Jul. 13, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
10
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODEL Download
SCEM773.ZIP (51 KB) - IBIS Model

CAD/CAE symbols

Package Pins Download
SOIC (D) 14 View options
TSSOP (PW) 14 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos