SN74HCS596

ACTIVE

8-bit serial-in/parallel-out shift register

Top

Product details

Parameters

Configuration Serial-in, Parallel-out Bits (#) 8 Technology Family HCS Supply voltage (Min) (V) 2 Supply voltage (Max) (V) 6 Input type Schmitt-Trigger Output type Open-Drain Clock Frequency (MHz) 150 IOL (Max) (mA) 7.8 IOH (Max) (mA) -7.8 ICC (Max) (uA) 2 Features Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode, Output register open-in-new Find other Shift registers

Package | Pins | Size

SOIC (D) 16 59 mm² 9.9 x 6 TSSOP (PW) 16 22 mm² 5 x 4.4 open-in-new Find other Shift registers

Features

  • Wide operating voltage range: 2 V to 6 V
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Low power consumption
    • Typical ICC of 100 nA
    • Typical input leakage current of ±100 nA
  • ±7.8-mA output drive at 6 V
  • Extended ambient temperature range: –40°C to +125°C, TA
open-in-new Find other Shift registers

Description

The SN74HCS596 device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. All inputs include Schmitt-triggers, eliminating any erroneous data outputs due to slow-edged or noisy input signals. The storage register has parallel open-drain outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH’) for cascading. When the output-enable (OE) input is high, the outputs are in a highimpedance state. Internal register data is not impacted by the operation of the OE input.

open-in-new Find other Shift registers
Download
Similar products you might be interested in
open-in-new Compare products
Pin-for-pin with same functionality to the compared device.
SN74HCS596-Q1 ACTIVE Automotive 8-bit serial-in/parallel-out shift register Optimized for automotive applications

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SN74HCS596SN74HCS596 8-Bit Shift Register With Schmitt-Trigger Inputs datasheet Aug. 20, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
10
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODEL Download
SCEM770.ZIP (51 KB) - IBIS Model

CAD/CAE symbols

Package Pins Download
SOIC (D) 16 View options
TSSOP (PW) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos