Home Logic & voltage translation Logic gates OR gates
Home
Logic & voltage translation
Logic gates
OR gates

SN74LVC1G32

ACTIVE

1-ch, 2-input 1.65-V to 5.5-V 32-mA drive strength OR gate

Order now
Data sheet

SN74LVC1G32

ACTIVE
Order now

Product details

Technology family LVC Number of channels 1 Inputs per channel 2 IOL (max) (mA) 32 IOH (max) (mA) -32 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LVC Number of channels 1 Inputs per channel 2 IOL (max) (mA) 32 IOH (max) (mA) -32 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² (2.9 mm × 2.8 mm) SOT-SC70 (DCK) 5 4.2 mm² (2 mm × 2.1 mm) USON (DRY) 6 1.45 mm² (1.45 mm × 1 mm) X2SON (DSF) 6 1 mm² (1 mm × 1 mm) SOT-5X3 (DRL) 5 2.56 mm² (1.6 mm × 1.6 mm) DSBGA (YZP) 5 2.1875 mm² (— mm × — mm) X2SON (DPW) 5 0.64 mm² (0.8 mm × 0.8 mm)
  • Available in the Ultra-Small 0.64 mm2
    Package (DPW) with 0.5-mm Pitch
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5-V
  • Supports Down Translation to VCC
  • Max tpd of 3.6 ns at 3.3-V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3-V
  • Ioff Supports Live Insertion, Partial-Power-Down
    Mode, and Back-Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per
    JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Available in the Ultra-Small 0.64 mm2
    Package (DPW) with 0.5-mm Pitch
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5-V
  • Supports Down Translation to VCC
  • Max tpd of 3.6 ns at 3.3-V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3-V
  • Ioff Supports Live Insertion, Partial-Power-Down
    Mode, and Back-Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per
    JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

This single 2-input positive-OR gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC1G32 device performs the Boolean function Y = A + B or Y = A\ + B\ in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.

The SN74LVC1G32 device is available in a variety of packages, including the ultra-small DPW package with a body size of 0.8 × 0.8 mm.

This single 2-input positive-OR gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC1G32 device performs the Boolean function Y = A + B or Y = A\ + B\ in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.

The SN74LVC1G32 device is available in a variety of packages, including the ultra-small DPW package with a body size of 0.8 × 0.8 mm.
filter Find other OR gates
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
SN74LV1T32 ACTIVE Single Power Supply 2-INPUT POSITIVE OR GATE with Logic Level Shifter Voltage range 1.6V to 5.5V, average propagation delay 7ns, average drive strength 8mA
SN74AHC1G125-Q1 ACTIVE Automotive, 1-ch 2.0-V to 5.5-V non-inverting buffer with 3-state output Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA
SN74AHC1G126-Q1 ACTIVE Automotive single 2-V to 5.5-V buffer with tri-state outputs Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA
Similar functionality to the compared device.
SN74AHC32 ACTIVE 4-ch, 2-input 2-V to 5.5-V high-speed (9 ns) OR gate Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA
CD74AC32 ACTIVE 4-ch, 2-input, 1.5-V to 5.5-V 24-mA drive strength OR gate Voltage range 2V to 6V, average propagation delay 7ns, average drive strength 24mA

Technical documentation

No results found. Please clear your search and try again.
View all 3
Top documentation Type Title Format options Date
* Data sheet SN74LVC1G32 Single 2-Input Positive-OR Gate datasheet (Rev. V) PDF | HTML Mar 22, 2016
Application brief User Fewer Inputs to Monitor Error Signals PDF | HTML Jul 16, 2021
Application note Designing and Manufacturing with TI's X2SON Packages Aug 23, 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

5-8-NL-LOGIC-EVM — Generic logic and translation EVM supporting 5 to 8 pin DPW, DQE, DRY, DSF, DTM, DTQ and DTT pkgs

Generic EVM designed to support any logic or translation device that has a DTT, DRY, DPW, DTM, DQE, DQM, DSF, or DTQ package. Board design allows for flexible evaluation.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

HSPICE Model for SN74LVC1G32

SCEJ254.ZIP (87 KB) - HSpice model
Supported products & hardware
Simulation model

SN74LVC1G32 Behavioral SPICE Model

SCEM632.ZIP (7 KB) - PSpice model
Supported products & hardware
Simulation model

SN74LVC1G32 IBIS Model (Rev. C)

SCEM168C.ZIP (43 KB) - IBIS model
Supported products & hardware
Reference design

TIDA-00366 — Reference design for reinforced isolation 3-phase inverter with current, voltage and temp protection

This reference design provides a three-phase inverter rated up to 10 kW designed using the reinforced isolated gate driver UCC21530, reinforced isolated amplifiers AMC1301 and AMC1311 and MCU TMS320F28027. Lower system cost is achieved by using the AMC1301 to measure motor current interfaced with (...)

Supported products & hardware
Reference design

TIDA-010025 — Three-phase inverter reference design for 200-480 VAC drives with opto-emulated input gate drivers

This reference design realizes a reinforced isolated three-phase inverter subsystem using isolated IGBT gate drivers and isolated current/voltage sensors. The UCC23513 gate driver used has a 6-pin wide body package with optical LED emulated inputs which enables its use as pin-to-pin replacement to (...)
Supported products & hardware
Reference design

TIDA-010065 — High-efficiency, low-emission, isolated DC/DC converter-based analog input module reference design

This reference design is a simplified architecture for generating an isolated power supply for isolated amplifiers for measuring isolated voltages and currents. A fully integrated DC/DC converter with reinforced isolation operating from a 5-V input with configurable 5-V or 5.4-V output (headroom (...)
Supported products & hardware
Reference design

TIDA-01165 — IR Filter Analog Controller Reference Design

Reference design TIDA-01165 is an analog controller for IR Filters.  This design highlights the DRV8837C motor driver used to open and close an Infrared Filter when the module is exposed to high intensity sunlight.  The simplified layout is suited to cost-conscious applications while (...)
Supported products & hardware
Reference design

TIDEP0036 — Reference Design using TMS320C6657 to Implement Efficient OPUS Codec Solution

The TIDEP0036 reference design provides an example of the ease of running TI optimized Opus encoder/decoder on the TMS320C6657 device. Since Opus supports a a wide range of bit rates, frame sizes and sampling rates, all with low delay, it has applicability for voice communications, networked audio (...)

Supported products & hardware
Reference design

TIDEP0043 — Acontis EtherCAT Master Stack Reference Design

The acontis EC-Master EtherCAT Master stack is a highly portable software stack that can be used on various embedded platforms. The EC-Master supports the high performance TI Sitara MPUs,  it provides a sophisticated EtherCAT Master solution which customers can use to implement EtherCAT (...)

Supported products & hardware
Reference design

TIDEP0054 — Parallel Redundancy Protocol (PRP) Ethernet Reference Design for Substation Automation

This is a reference design for high-reliability, low-latency network communications for substation automation equipment in smart grid transmission and distribution networks. It supports the parallel redundancy protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This reference (...)

Supported products & hardware
Reference design

TIDM-TM4C129CAMERA — Camera Reference Design for ARM® Cortex®-M Microcontrollers (MCUs)

This design implements a network camera with a QVGA display panel and an embedded web server for remote monitoring.  With a memory footrpint of 250KB for the web server, there is ample memory available on the TM4C129x microcontroller for additional customizations.

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
SOT-23 (DBV) 5 Ultra Librarian
SOT-SC70 (DCK) 5 Ultra Librarian
USON (DRY) 6 Ultra Librarian
X2SON (DSF) 6 Ultra Librarian
SOT-5X3 (DRL) 5 Ultra Librarian
DSBGA (YZP) 5 Ultra Librarian
X2SON (DPW) 5 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos