SN74LVC2G132 Dual 2-Input NAND Gate with Schmitt-Trigger Inputs

Description

This dual 2-input NAND gate with Schmitt-trigger inputs is designed for 1.65-V to 5.5-V V_CC operation.

The SN74LVC2G132 contains two inverters and performs the Boolean function Y = A ⋅ B or Y = A + B in positive logic. The device functions as two independent inverters, but because of Schmitt action, it has different input threshold levels for positive-going (V_T+) and negative-going (V_T-) signals.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

Available in Texas Instruments NanoFree Package
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Max t_pd of 5.3 ns at 3.3 V
Low Power Consumption, 10-μA Max I_CC
±24-mA Output Drive at 3.3 V
Typical V_OLP (Output Ground Bounce) <0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot) >2 V at V_CC = 3.3 V, T_A = 25°C
I_off Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
Support Translation Down (5V to 3.3V and 3.3V to 1.8V)
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Parametrics

Compare all products in NAND gate

Download to Excel

Part number	Order	Technology Family	VCC (Min) (V)	VCC (Max) (V)	Channels (#)	Inputs per channel	IOL (Max) (mA)	IOH (Max) (mA)	Input type	Output type	Features	Rating	Data rate (Max) (Mbps)	Operating temperature range (C)	Package size: mm2:W x L (PKG)	Package Group
SN74LVC2G132	Order now	LVC	1.65	5.5	2	2	32	-32	Schmitt-Trigger	Push-Pull	Partial Power Down (Ioff) Over-Voltage Tolerant Inputs Ultra High Speed (tpd <5ns)	Catalog	100	-40 to 125 -40 to 85	8DSBGA: 3 mm2: 2.25 x 1.25 (DSBGA \| 8) 8SM8: 12 mm2: 4 x 2.95 (SM8 \| 8) 8VSSOP: 6 mm2: 3.1 x 2 (VSSOP \| 8)	DSBGA \| 8 SM8 \| 8 VSSOP \| 8

SN74LVC2G132 ACTIVE This product has been released to the market and is available for purchase. For some products, newer alternatives may be available. Dual 2-Input NAND Gate with Schmitt-Trigger Inputs

Description

Features

Parametrics

SN74LVC2G132
ACTIVE

This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.

Dual 2-Input NAND Gate with Schmitt-Trigger Inputs