Top

Product details

Parameters

Number of supplies monitored 1 Threshold voltage 1 (Typ) (V) 1.2, 2.2, 3.0, 3.1, 3.2, 3.6, 4.0 Features Manual reset, Reset time delay Reset threshold accuracy (%) 1 Output driver type/reset output Active-low, Open-drain Time delay (ms) Programmable TI functional safety category Functional Safety-Capable Rating Automotive Watchdog timer WDI (sec) None Operating temperature range (C) -40 to 125 open-in-new Find other Supervisor & reset ICs

Package | Pins | Size

SOT-23 (DBV) 5 5 mm² 2.9 x 1.6 open-in-new Find other Supervisor & reset ICs

Features

Qualified for automotive applications:

  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C ambient operating temperature
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C7B

Designed for high performance:

  • Nano supply current : 120 nA (Typ)
  • High accuracy: ±0.5% (Typ)
  • Built-in hysteresis (VHYS): 5% (Typ)
  • Fixed threshold voltage (VIT-): 0.8 V to 5.4 V

Designed for a wide range of applications:

  • Operating voltage range : 0.7 V to 6 V
  • Fixed (VIT-) voltage: 0.8 V to 5.4 V in 0.1 V steps
  • Programmable reset time delay (tD)
    • Min time delay: 40 µs (typ) without capacitor
  • Active-low manual reset (MR)

Multiple output topologies / Package type:

  • Four output topologies (RESET / RESET):
    • TLV840MADL-Q1: open-drain, active-low
    • TLV840MAPL-Q1: push-pull, active-low
    • TLV840MADH-Q1: open-drain, active-high
    • TLV840MAPH-Q1: push-pull, active-high
  • Package: SOT23-5 (DBV)

All trademarks are the property of their respective owners.

open-in-new Find other Supervisor & reset ICs

Description

The TLV840-Q1 device is a voltage supervisor or reset IC that can operate at wide input voltage levels from 0.7 V to 6 V while maintaining very low quiescent current across the whole VDD and temperature range. TLV840-Q1 offers the best combination of low power consumption, high accuracy and low propagation delay (tp_HL= 30 µs typical).

Reset output signal is asserted when the voltage at VDD drops below the negative voltage threshold (VIT-). Reset signal is cleared when VDD rise above VIT- plus hysteresis (VHYS) and the reset time delay (tD) expires. Reset time delay can be programmed by connecting a capacitor between the CT pin and ground. For a minimum reset delay time the CT pin can be left floating. The TLV840-Q1, with its manual reset pin (MR), offers program flexibility by forcing the system into a hard reset when the pin is asserted.

Additional features: Low power-on reset voltage (VPOR), built-in glitch immunity protection for VDD, built-in hysteresis, low open-drain output leakage current (Ilkg(OD)). TLV840-Q1 is a perfect voltage monitoring solution for automotive applications and battery-powered / low-power applications.

open-in-new Find other Supervisor & reset ICs
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet TLV840-Q1 Nano-Power Voltage Supervisor with Adjustable Reset Time Delay datasheet (Rev. A) Apr. 13, 2021
User guide TLV840EVM Voltage Supervisor User's Guide Feb. 13, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
20
Description

The TLV840 evaluation module (EVM) is designed to evaluate the performance of the TLV840 product, which is a 5-pin voltage supervisor and reset IC. TLV840 offers operation up to 6 V, while maintaining low quiescent current of 1.2 µA (max) in addition to 2% maximum accuracy.

TLV840EVM supports all (...)

Features
  • Package: 5-pin SOT-23
  • Programmable reset delay
  • Fixed delay
  • Open-drain/push-pull output topology
  • Manual reset

Design tools & simulation

SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SOT-23 (DBV) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos