UCD90320U

ACTIVE

32 rail PMBus power sequencer and system manager with SEU detection

Product details

Supply voltage (min) (V) 3.15 Number of supplies monitored 32 Supply voltage (max) (V) 3.63 Iq (typ) (mA) 31.4 Number of sequenced outputs 32 Rating Catalog Operating temperature range (°C) -40 to 85
Supply voltage (min) (V) 3.15 Number of supplies monitored 32 Supply voltage (max) (V) 3.63 Iq (typ) (mA) 31.4 Number of sequenced outputs 32 Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (ZWS) 169 144 mm² 12 x 12
  • Ultra Low Alpha(ULA) Mold Compound to reduce soft errors caused by alpha particles
  • Single Event Upset (SEU) Detection
  • Sequence, Monitor, and Margin 24 Voltage Rails Plus 8 Digital Rails
  • Monitor and Respond to OV, UV, OC, UC, Temperature, Time-Out, and GPI-Triggered Faults
  • Flexible Sequence-On and Off Dependencies, Delay Time, Boolean Logic, and GPIO Configuration to Support Complex Sequencing Applications
  • Four Rail Profiles for Adaptive Voltage Identification (AVID) Voltage Regulator
  • High-Accuracy Closed-Loop Margining
  • Active Trim Function Improves Rail Output Voltage Accuracy
  • Advanced Nonvolatile Event Logging To Assist System Debugging
    • Single-Event Fault Log (100 entries)
    • Peak Value Log
    • Black Box Fault Log to Save Status of All Rails and I/O Pins at the First Fault
  • Easily Cascade Up to 4 Power Sequencers and Take Coordinated Fault Responses
  • Programmable Watchdog Timer and System Reset
  • Ultra Low Alpha(ULA) Mold Compound to reduce soft errors caused by alpha particles
  • Single Event Upset (SEU) Detection
  • Sequence, Monitor, and Margin 24 Voltage Rails Plus 8 Digital Rails
  • Monitor and Respond to OV, UV, OC, UC, Temperature, Time-Out, and GPI-Triggered Faults
  • Flexible Sequence-On and Off Dependencies, Delay Time, Boolean Logic, and GPIO Configuration to Support Complex Sequencing Applications
  • Four Rail Profiles for Adaptive Voltage Identification (AVID) Voltage Regulator
  • High-Accuracy Closed-Loop Margining
  • Active Trim Function Improves Rail Output Voltage Accuracy
  • Advanced Nonvolatile Event Logging To Assist System Debugging
    • Single-Event Fault Log (100 entries)
    • Peak Value Log
    • Black Box Fault Log to Save Status of All Rails and I/O Pins at the First Fault
  • Easily Cascade Up to 4 Power Sequencers and Take Coordinated Fault Responses
  • Programmable Watchdog Timer and System Reset

The UCD90320U device is a 32-rail PMBus™ addressable power sequencer and system manager in a compact 0.8-mm pitch BGA package. ULA mold compound is adopted to reduce the soft errors caused by alpha particles. The device scans the user configuration SRAM to detect single event upset (SEU). Both features provide higher reliability for the applications.

The 24 integrated ADC channels (AMONx) monitor the power supply voltage, current, and temperature. Of the 84 GPIO pins, 8 can be used as digital monitors (DMONx), 32 to enable the power supply (ENx), 24 for margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system function.

The 32 ENx pins and the 16 LGPOx pins can be configured to be active driven or open drain outputs.

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs. The cascading feature offers convenient ways to manage up to 128 voltage rails through one SYNC_CLK pin connection.

The FAULT pin coordinates the cascaded devices to take synchronized fault responses. The pin-selected rail states feature uses up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

The UCD90320U device is a 32-rail PMBus™ addressable power sequencer and system manager in a compact 0.8-mm pitch BGA package. ULA mold compound is adopted to reduce the soft errors caused by alpha particles. The device scans the user configuration SRAM to detect single event upset (SEU). Both features provide higher reliability for the applications.

The 24 integrated ADC channels (AMONx) monitor the power supply voltage, current, and temperature. Of the 84 GPIO pins, 8 can be used as digital monitors (DMONx), 32 to enable the power supply (ENx), 24 for margining (MARx), 16 for logical GPO, and 32 GPIs for cascading, and system function.

The 32 ENx pins and the 16 LGPOx pins can be configured to be active driven or open drain outputs.

Nonvolatile event logging preserves fault events after power dropout. Black box fault log feature preserves the status for all rails and I/O pins when the first fault occurs. The cascading feature offers convenient ways to manage up to 128 voltage rails through one SYNC_CLK pin connection.

The FAULT pin coordinates the cascaded devices to take synchronized fault responses. The pin-selected rail states feature uses up to 3 GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphic user interface (GUI) that can configure, store, and monitor all system operating parameters.

Download View video with transcript Video

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCD90320UEVM — UCD90320U Power Sequencer and System Manager Evaluation Module with Margining

The UCD90320UEVM is designed for the evaluation of the UCD90320U, a 32-rail PMBus (power management bus) power sequencer and system manager. Access to all of the I/O pins is provided via strip connectors for integration into complex systems using jumper wires. The UCD90320UEVM provides a PMBus (...)

User guide: PDF
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
NFBGA (ZWS) 169 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos