DS90C032B

AKTIV

LVDS-Vierfach-CMOS-Differenzleitungsempfänger

Produktdetails

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 155.5 Input signal LVDS Output signal TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 155.5 Input signal LVDS Output signal TTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • >155.5 Mbps (77.7 MHz) Switching Rates
  • Accepts Small Swing (350 mV) Differential Signal Levels
  • High Impedance LVDS Inputs with Power Down
  • Ultra Low Power Dissipation
  • 600 ps Maximum Differential Skew (5V, 25°C)
  • 6.0 ns Maximum Propagation Delay
  • Industrial Operating Temperature Range
  • Available in Surface Mount Packaging (SOIC)
  • Pin Compatible with DS26C32A, MB570 (PECL) and 41LF (PECL)
  • Supports OPEN and Terminated Input Failsafe
  • Conforms to ANSI/TIA/EIA-644 LVDS Standard

All trademarks are the property of their respective owners.

  • >155.5 Mbps (77.7 MHz) Switching Rates
  • Accepts Small Swing (350 mV) Differential Signal Levels
  • High Impedance LVDS Inputs with Power Down
  • Ultra Low Power Dissipation
  • 600 ps Maximum Differential Skew (5V, 25°C)
  • 6.0 ns Maximum Propagation Delay
  • Industrial Operating Temperature Range
  • Available in Surface Mount Packaging (SOIC)
  • Pin Compatible with DS26C32A, MB570 (PECL) and 41LF (PECL)
  • Supports OPEN and Terminated Input Failsafe
  • Conforms to ANSI/TIA/EIA-644 LVDS Standard

All trademarks are the property of their respective owners.

The DS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology.

The DS90C032B accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs. The receiver also supports OPEN Failsafe and terminated (100Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.

The DS90C032B provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when VCC is not present.

The DS90C032B and companion line driver (DS90C031B) provide a new alternative to high power pseudo-ECL devices for high-speed point-to-point interface applications.

The DS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology.

The DS90C032B accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs. The receiver also supports OPEN Failsafe and terminated (100Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.

The DS90C032B provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when VCC is not present.

The DS90C032B and companion line driver (DS90C031B) provide a new alternative to high power pseudo-ECL devices for high-speed point-to-point interface applications.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt DS90C032B LVDS Quad CMOS Differential Line Receiver datasheet (Rev. C) 12.04.2013
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03.08.2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16.05.2018
Anwendungshinweis AN-1110 LVDS Quad Dynamic I CC vs Frequency 15.05.2004
Anwendungshinweis An Overview of LVDS Technology 05.10.1998

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOIC (D) 16 Ultra Librarian

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos