DS92LV040A

Name: DS92LV040A
Brand: TI
SKU: DS92LV040A
Price: 4.032 USD

AKTIV

4-Kanal-Bus-LVDS-Transceiver

Jetzt bestellen

Datenblatt

document-pdfAcrobat DS92LV040A 4 Channel Bus LVDS Transceiver datasheet (Rev. E) (Englisch) PDF | HTML

DS92LV040A

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Function

Transceiver

Protocols

BLVDS

Number of transmitters

4

Number of receivers

4

Supply voltage (V)

3.3

Signaling rate (Mbps)

155

Input signal

LVDS, LVTTL

Output signal

LVDS, LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Transceiver

Protocols

BLVDS

Number of transmitters

4

Number of receivers

4

Supply voltage (V)

3.3

Signaling rate (Mbps)

155

Input signal

LVDS, LVTTL

Output signal

LVDS, LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

WQFN (NJN)

44

49 mm² 7 x 7

Bus LVDS Signaling
Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
Low power CMOS Design
100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
High Signaling Rate Capability (above 155 Mbps)
0.1 V to 2.3 V Common Mode Range for
V_ID = 200 mV
70 mV Receiver Sensitivity
Supports Open and Terminated Failsafe on Port Pins
3.3-V Operation
Glitch Free Power up/down (Driver & Receiver Disabled)
Light Bus Loading (5 pF Typical) per Bus LVDS Load
Balanced Output Impedance
Product Offered in 44 Pin WQFN Package
High Impedance Bus Pins on Power Off
(V_CC = 0 V)

Bus LVDS Signaling
Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
Low power CMOS Design
100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
High Signaling Rate Capability (above 155 Mbps)
0.1 V to 2.3 V Common Mode Range for
V_ID = 200 mV
70 mV Receiver Sensitivity
Supports Open and Terminated Failsafe on Port Pins
3.3-V Operation
Glitch Free Power up/down (Driver & Receiver Disabled)
Light Bus Loading (5 pF Typical) per Bus LVDS Load
Balanced Output Impedance
Product Offered in 44 Pin WQFN Package
High Impedance Bus Pins on Power Off
(V_CC = 0 V)

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)

filter

Andere LVDS-, M-LVDS- und PECL-ICs suchen

Herunterladen Video mit Transkript ansehen Video

Alle anzeigen 1

Top-Dokumentation	Typ	Titel	Format-Optionen	Datum
*	Data sheet	DS92LV040A 4 Channel Bus LVDS Transceiver datasheet (Rev. E)	PDF \| HTML	09 Jan 2018

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

DS92LV040A IBIS Model

SNOM273.ZIP (32 KB) - IBIS Model

Herunterladen

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese Design- und Simulationssuite mit vollem Funktionsumfang verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)

Anfordern

Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

Benutzerhandbuch: PDF

View Options

Gehäuse	Pins	CAD-Symbole, Footprints und 3D-Modelle
WQFN (NJN)	44	Ultra Librarian

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

DS92LV040A

4-Kanal-Bus-LVDS-Transceiver

DS92LV040A

Produktdetails

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie verglichener Baustein

Technische Dokumentation

Design und Entwicklung

DS92LV040A IBIS Model

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos