SN65LVDS048A

AKTIV

Vierfach-LVDS-Empfänger mit Durchfluss-Pinbelegung

Produktdetails

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 400 Input signal LVDS Output signal LVTTL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 400 Input signal LVDS Output signal LVTTL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • >400 Mbps (200 MHz) Signaling Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Channel-to-Channel Skew (Typ)
  • 200 ps Differential Skew (Typ)
  • Propagation Delay Times 2.7 ns (Typ)
  • 3.3-V Power Supply Design
  • High Impedance LVDS Inputs on Power Down
  • Low-Power Dissipation (40 mW at 3.3 V Static)
  • Accepts Small Swing (350 mV) Differential Signal Levels
  • Supports Open, Short, and Terminated Input Fail-Safe
  • Industrial Operating Temperature Range (–40°C to 85°C)
  • Conforms to TIA/EIA-644 LVDS Standard
  • Available in SOIC and TSSOP Packages
  • Pin-Compatible With DS90LV048A From National

  • >400 Mbps (200 MHz) Signaling Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Channel-to-Channel Skew (Typ)
  • 200 ps Differential Skew (Typ)
  • Propagation Delay Times 2.7 ns (Typ)
  • 3.3-V Power Supply Design
  • High Impedance LVDS Inputs on Power Down
  • Low-Power Dissipation (40 mW at 3.3 V Static)
  • Accepts Small Swing (350 mV) Differential Signal Levels
  • Supports Open, Short, and Terminated Input Fail-Safe
  • Industrial Operating Temperature Range (–40°C to 85°C)
  • Conforms to TIA/EIA-644 LVDS Standard
  • Available in SOIC and TSSOP Packages
  • Pin-Compatible With DS90LV048A From National

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from –40°C to 85°C.

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from –40°C to 85°C.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie der verglichene Baustein.
SN65LVDS047 AKTIV Vierfach-LVDS-Treiber mit Durchfluss-Pinbelegung Receiver variant

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 6
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt LVDS Quad Differential Line Receiver datasheet (Rev. B) 03.09.2002
Anwendungshinweis Introduction to HVDC Architecture and Solutions for Control and Protection (Rev. C) PDF | HTML 19.05.2026
Application brief LVDS to Improve EMC in Motor Drives 27.09.2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03.08.2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16.05.2018
Anwendungshinweis An Overview of LVDS Technology 05.10.1998

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

SN65LVDS048A IBIS Model D PKG (Rev. A)

SLLC048 (32 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Simulationsmodell

SN65LVDS048A IBIS Model PW PKG

SLLC213.ZIP (4 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
TSSOP (PW) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos