SN65LVDS349

AKTIV

Vierfach-Highspeed-Differenzialempfänger

Produktdetails

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 560 Input signal CMOS, ECL, LVCMOS, LVDS, LVECL, LVPECL, PECL Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 560 Input signal CMOS, ECL, LVCMOS, LVDS, LVECL, LVPECL, PECL Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)
  • Meets or Exceeds the Requirements of ANSI
    TIA/EIA-644A Standard
  • Single-Channel Signaling Rates up to
    560 Mbps
  • –4 V to 5 V Common-Mode Input Voltage
    Range
  • Flow-Through Architecture
  • SN65LVDS349 Provides a Wide Common-Mode Range Replacement
    for the SN65LVDS048A or the DS90LV048A
  • APPLICATIONS
    • Logic Level Translator
    • Point-to-Point Baseband Data Transmission
      Over 100- Media
    • ECL/PECL-to-LVTTL Conversion
    • Wireless Base Stations
    • Central Office or PABX Switches

  • Meets or Exceeds the Requirements of ANSI
    TIA/EIA-644A Standard
  • Single-Channel Signaling Rates up to
    560 Mbps
  • –4 V to 5 V Common-Mode Input Voltage
    Range
  • Flow-Through Architecture
  • SN65LVDS349 Provides a Wide Common-Mode Range Replacement
    for the SN65LVDS048A or the DS90LV048A
  • APPLICATIONS
    • Logic Level Translator
    • Point-to-Point Baseband Data Transmission
      Over 100- Media
    • ECL/PECL-to-LVTTL Conversion
    • Wireless Base Stations
    • Central Office or PABX Switches

The SN65LVDS349 is a high-speed, quadruple differential receiver with a wide common-mode input voltage range. This allows receipt of TIA/EIA-644 signals with up to 3-V of ground noise or a variety of differential and single-ended logic levels. The ’349 is in a 16-pin package to match the industry-standard footprint of the DS90LV048. The ’349 offers a flow-through architecture with all inputs on one side and outputs on the other to ease board layout and reduce crosstalk between receivers.

The LVDS349 provides 3x the standard’s minimum common-mode noise voltage tolerance. The –4 V to 5 V common-mode range allows usage in harsh operating environments or accepts LVPECL, PECL, LVECL, ECL, CMOS, and LVCMOS levels without level shifting circuitry. See the Application Information Section for more details on the ECL/PECL to LVDS interface.

Precise control of the differential input voltage thresholds allows for inclusion of 50 mV of input-voltage hysteresis to improve noise rejection. The differential input thresholds are still no more than ±50 mV over the full input common-mode voltage range.

The receiver inputs can withstand ±15 kV human-body model (HBM), with respect to ground, without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.

The intended application of these devices and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDS349 is characterized for operation from –40°C to 85°C.

The SN65LVDS349 is a high-speed, quadruple differential receiver with a wide common-mode input voltage range. This allows receipt of TIA/EIA-644 signals with up to 3-V of ground noise or a variety of differential and single-ended logic levels. The ’349 is in a 16-pin package to match the industry-standard footprint of the DS90LV048. The ’349 offers a flow-through architecture with all inputs on one side and outputs on the other to ease board layout and reduce crosstalk between receivers.

The LVDS349 provides 3x the standard’s minimum common-mode noise voltage tolerance. The –4 V to 5 V common-mode range allows usage in harsh operating environments or accepts LVPECL, PECL, LVECL, ECL, CMOS, and LVCMOS levels without level shifting circuitry. See the Application Information Section for more details on the ECL/PECL to LVDS interface.

Precise control of the differential input voltage thresholds allows for inclusion of 50 mV of input-voltage hysteresis to improve noise rejection. The differential input thresholds are still no more than ±50 mV over the full input common-mode voltage range.

The receiver inputs can withstand ±15 kV human-body model (HBM), with respect to ground, without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.

The intended application of these devices and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDS349 is characterized for operation from –40°C to 85°C.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Selbe Funktionalität wie der verglichene Baustein bei gleicher Anschlussbelegung.
SN65LVDS348 AKTIV Vierfach-LVDS-Empfänger mit Gleichtaktbereich -4 bis 5 V Has the added Fail-Safe feature
SN65LVDS048A AKTIV Vierfach-LVDS-Empfänger mit Durchfluss-Pinbelegung Has the added Fail-Safe feature, less current consumption, smaller propagation delay and less expensive

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 6
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt Quad High-Speed Differential Receiver datasheet 14.09.2010
Application brief LVDS to Improve EMC in Motor Drives 27.09.2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03.08.2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16.05.2018
Anwendungshinweis SN65LVDS348 vs SN65LVDS349 05.10.2010
Anwendungshinweis An Overview of LVDS Technology 05.10.1998

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
TSSOP (PW) 16 Ultra Librarian

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos