SN74LXCH8T245

AKTIV

Bus-Transceiver, 8 Bit, Doppelversorgung, konfigurierbare Spannungsumsetzung und Tri-State-Ausgänge

Produktdetails

Bits (#) 8 Data rate (max) (Mbps) 420 Vin (min) (V) 1.1 Vin (max) (V) 5.5 Vout (min) (V) 1.1 Vout (max) (V) 5.5 Applications GPIO, JTAG, SPI, UART Features Bus-hold, Integrated pulldown resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff), Vcc disconnect, Vcc isolation Prop delay (ns) 7.5 Technology family LXC Supply current (max) (mA) 0.012 Rating Catalog Operating temperature range (°C) -40 to 125
Bits (#) 8 Data rate (max) (Mbps) 420 Vin (min) (V) 1.1 Vin (max) (V) 5.5 Vout (min) (V) 1.1 Vout (max) (V) 5.5 Applications GPIO, JTAG, SPI, UART Features Bus-hold, Integrated pulldown resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff), Vcc disconnect, Vcc isolation Prop delay (ns) 7.5 Technology family LXC Supply current (max) (mA) 0.012 Rating Catalog Operating temperature range (°C) -40 to 125
TSSOP (PW) 24 49.92 mm² 7.8 x 6.4 VQFN (RHL) 24 19.25 mm² 5.5 x 3.5
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate from 1.1 V to 5.5 V
  • Robust, Glitch-Free Power Supply Sequencing
  • Up to 420-Mbps Support for 3.3 V to 5.0 V
  • Bus Hold on Data Inputs Eliminates the Need for External Pull-Up and Pull-Down Resistors
  • Schmitt-Trigger Control Inputs Allow for Slow or Noisy Inputs
  • Control Inputs with Integrated Static Pull-Down Resistors Allow for Floating Control Inputs
  • High Drive Strength (up to 32 mA at 5 V)
  • Low Power Consumption
    • 4-µA Maximum (25°C)
    • 12-µA Maximum (–40°C to 125°C)
  • VCC Isolation and VCC Disconnect feature
    • If Either VCC Supply is < 100 mV All I/O’s Become High-Impedance
    • Ioff-float Supports VCC Disconnect Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Compatible with LVC Family Level Shifters
  • Control Logic (DIR and OE) are Referenced to VCCA
  • Operating Temperature from –40°C to +125°C
  • Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 4000-V Human-Body Model
    • 1000-V Charged-Device Model
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate from 1.1 V to 5.5 V
  • Robust, Glitch-Free Power Supply Sequencing
  • Up to 420-Mbps Support for 3.3 V to 5.0 V
  • Bus Hold on Data Inputs Eliminates the Need for External Pull-Up and Pull-Down Resistors
  • Schmitt-Trigger Control Inputs Allow for Slow or Noisy Inputs
  • Control Inputs with Integrated Static Pull-Down Resistors Allow for Floating Control Inputs
  • High Drive Strength (up to 32 mA at 5 V)
  • Low Power Consumption
    • 4-µA Maximum (25°C)
    • 12-µA Maximum (–40°C to 125°C)
  • VCC Isolation and VCC Disconnect feature
    • If Either VCC Supply is < 100 mV All I/O’s Become High-Impedance
    • Ioff-float Supports VCC Disconnect Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Compatible with LVC Family Level Shifters
  • Control Logic (DIR and OE) are Referenced to VCCA
  • Operating Temperature from –40°C to +125°C
  • Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 4000-V Human-Body Model
    • 1000-V Charged-Device Model

The SN74LXCH8T245 is an 8-bit, dual-supply noninverting bidirectional voltage level translation device with bus-hold circuitry. Ax pins and control pins (DIR and OE) are referenced to VCCA logic levels, and Bx pins are referenced to VCCB logic levels. The A port is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when OE is set to low. When OE is set to high, both Ax and Bx pins are in the high-impedance state. See Device Functional Modes for a summary of the operation of the control logic.

The SN74LXCH8T245 is an 8-bit, dual-supply noninverting bidirectional voltage level translation device with bus-hold circuitry. Ax pins and control pins (DIR and OE) are referenced to VCCA logic levels, and Bx pins are referenced to VCCB logic levels. The A port is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when OE is set to low. When OE is set to high, both Ax and Bx pins are in the high-impedance state. See Device Functional Modes for a summary of the operation of the control logic.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Typ Titel Datum
* Data sheet SN74LXCH8T245 8-bit Translating Transceiver with Configurable Level Shifting datasheet (Rev. B) PDF | HTML 15 Mär 2021
Application note Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 02 Okt 2024
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 12 Jul 2024
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application brief Bringing Together 5G Signal Chains With Level Translation PDF | HTML 05 Mär 2021

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

AVCLVCDIRCNTRL-EVM — Generisches EVM für richtungsgesteuerte bidirektionale Umsetzungsgeräte mit Unterstützung für AVC un

Das generische EVM unterstützt richtungsgesteuerte ein-, zwei-, vier- und achtkanalige LVC- und AVC-Übersetzungsbausteine. Es unterstützt außerdem die Bus-Hold- und Automobil-Q1-Bausteine in der gleichen Anzahl von Kanälen. Die AVC sind Niederspannungs-Übersetzungsbausteine mit einer niedrigeren (...)

Benutzerhandbuch: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
TSSOP (PW) 24 Ultra Librarian
VQFN (RHL) 24 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos