SN75LVDS9637

AKTIV

Highspeed-Differenzleitungsempfänger

Produktdetails

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 2 Signaling rate (Mbps) 155 Input signal LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) 0 to 70
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 2 Signaling rate (Mbps) 155 Input signal LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) 0 to 70
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Meets or Exceeds the Requirements of ANSI TIA/EIA-644 Standard
  • Operates With a Single 3.3-V Supply
  • Designed for Signaling Rate of up to 155 Mbps
  • Differential Input Thresholds ±100 mV Max
  • Low-Voltage TTL (LVTTL) Logic Output Levels
  • Open-Circuit Fail Safe
  • Characterized For Operation From 0&dg;C to 70°C

  • Meets or Exceeds the Requirements of ANSI TIA/EIA-644 Standard
  • Operates With a Single 3.3-V Supply
  • Designed for Signaling Rate of up to 155 Mbps
  • Differential Input Thresholds ±100 mV Max
  • Low-Voltage TTL (LVTTL) Logic Output Levels
  • Open-Circuit Fail Safe
  • Characterized For Operation From 0&dg;C to 70°C

The SN75LVDS32 and SN75LVDS9637 are differential line receivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four differential receivers provides a valid logical output state with a ±100 mV allow operation with a differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver and multiple receivers) data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN75LVDS32 and SN75LVDS9637 are characterized for operation from 0°C to 70°C.

The SN75LVDS32 and SN75LVDS9637 are differential line receivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four differential receivers provides a valid logical output state with a ±100 mV allow operation with a differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver and multiple receivers) data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN75LVDS32 and SN75LVDS9637 are characterized for operation from 0°C to 70°C.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie der verglichene Baustein.
DS90LVRA2 AKTIV LVDS-Doppel-Differenzleitungsempfänger, 1,8 V, 600 Mb/s LVDS dual receiver with 1.8-V power supply, smaller footprint and higher signaling rate

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 5
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt High-Speed Differential Line Receivers datasheet (Rev. B) 22.06.2001
Application brief LVDS to Improve EMC in Motor Drives 27.09.2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03.08.2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16.05.2018
Anwendungshinweis An Overview of LVDS Technology 05.10.1998

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

SN65LVDS9637 IBIS Model

SLLC018.ZIP (4 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOIC (D) 8 Ultra Librarian

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos