SN74CBTLV3861

ACTIVO

Interruptor de bus FET de uso general de 3.3 V, 1:1 (SPST) y 10 canales con 1 entrada de control

Detalles del producto

Protocols Analog Configuration 1:1 SPST Number of channels 10 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.6 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 5 OFF-state leakage current (max) (µA) 1 Ron (max) (mΩ) 40000 VIH (min) (V) 1.7 VIL (max) (V) 0.8 Rating Catalog
Protocols Analog Configuration 1:1 SPST Number of channels 10 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.6 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 5 OFF-state leakage current (max) (µA) 1 Ron (max) (mΩ) 40000 VIH (min) (V) 1.7 VIL (max) (V) 0.8 Rating Catalog
TVSOP (DGV) 24 32 mm² (5 mm × 6.4 mm) SOIC (DW) 24 159.65 mm² (15.5 mm × 10.3 mm) SOP (NS) 24 117 mm² (15 mm × 7.8 mm) TSSOP (PW) 24 49.92 mm² (7.8 mm × 6.4 mm) SSOP (DBQ) 24 51.9 mm² (8.65 mm × 6 mm)
  • 5- Switch Connection Between Two Ports
  • Rail-to-Rail Switching on Data I/O Ports
  • Ioff Supports Partial-Power-Down Mode Operation
  • Flow-Through Architecture Optimizes PCB Layout
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

  • 5- Switch Connection Between Two Ports
  • Rail-to-Rail Switching on Data I/O Ports
  • Ioff Supports Partial-Power-Down Mode Operation
  • Flow-Through Architecture Optimizes PCB Layout
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

The SN74CBTLV3861 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 10-bit bus switch. When output enable (OE\) is low, the 10-bit bus switch is on, and port A is connected to port B. When OE\ is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3861 provides ten bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 10-bit bus switch. When output enable (OE\) is low, the 10-bit bus switch is on, and port A is connected to port B. When OE\ is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 4
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos SN74CBTLV3861 datasheet (Rev. H) 10/10/2003
Nota sobre la aplicación Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2/06/2022
Nota sobre la aplicación Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 1/12/2021
Application brief Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C) PDF | HTML 6/01/2021

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Adaptador de interfaz

LEADED-ADAPTER1 — Adaptador de montaje superficial a cabezal DIP para pruebas rápidas de los encapsulados con plomo de

La placa EVM-LEADED1 permite realizar pruebas rápidas y prototipado de los encapsulados con plomo habituales de TI.  La placa tiene huellas para convertir los encapsulados de montaje en superficie D, DBQ, DCT, DCU, DDF, DGS, DGV y PW de TI a cabezales DIP con espaciamiento de 100 mil.     

Guía del usuario: PDF
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Modelo de simulación

HSPICE Model for SN74CBTLV3861

SCDM127.ZIP (102 KB) - Modelo HSpice
Productos y hardware compatibles
Modelo de simulación

SN74CBTLV3861 IBIS Model

SCDM126.ZIP (26 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
TVSOP (DGV) 24 Ultra Librarian
SOIC (DW) 24 Ultra Librarian
SOP (NS) 24 Ultra Librarian
TSSOP (PW) 24 Ultra Librarian
SSOP (DBQ) 24 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos