Inicio Microcontroladores (MCU) y procesadores Microprocesadores y DSP SoC del procesador de señal digital (DSP) de radar y audio
Inicio
Microcontroladores (MCU) y procesadores
Microprocesadores y DSP
SoC del procesador de señal digital (DSP) de radar y audio

TMS320C5534

ACTIVO

DSP de punto fijo C55x de baja potencia y hasta 100 MHz, con interfaz LCD

Haga su pedido ahora
Hoja de datos

TMS320C5534

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

CPU 16-bit Frequency (MHz) 50, 100 Operating system DSP/BIOS, VLX Rating Catalog Operating temperature range (°C) -40 to 85
CPU 16-bit Frequency (MHz) 50, 100 Operating system DSP/BIOS, VLX Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (ZAY) 144 144 mm² (12 mm × 12 mm)
  • CORE:
    • High-Performance, Low-Power, TMS320C55x Fixed-Point Digital Signal Processor
      • 20-, 10-ns Instruction Cycle Time
      • 50-, 100-MHz Clock Rate
      • One or Two Instructions Executed per Cycle
      • Dual Multiply-and-Accumulate Units (Up to 200 Million Multiply-Accumulates per Second [MMACS])
      • Two Arithmetic and Logic Units (ALUs)
      • Three Internal Data and Operand Read Buses and Two Internal Data and Operand Write Buses
      • Software-Compatible with C55x Devices
      • Industrial Temperature Devices Available
    • 320KB of Zero-Wait State On-Chip RAM, Composed of:
      • 64KB of Dual-Access RAM (DARAM), 8 Blocks of 4K x 16-Bit
      • 256KB of Single-Access RAM (SARAM), 32 Blocks of 4K x 16-Bit
    • 128KB of Zero Wait-State On-Chip ROM
      (4 Blocks of 16K x 16-Bit)
    • Tightly Coupled FFT Hardware Accelerator
  • PERIPHERAL:
    • Direct Memory Access (DMA) Controller
      • Four DMA with 4 Channels Each (16 Channels Total)
    • Three 32-Bit General-Purpose (GP) Timers
      • One Selectable as a Watchdog or GP
    • Two Embedded Multimedia Card (eMMC) or Secure Digital (SD) Interfaces
    • Universal Asynchronous Receiver/Transmitter (UART)
    • Serial Port Interface (SPI) with Four Chip Selects
    • Master and Slave Inter-Integrated Circuit (I2C Bus)
    • Four Inter-IC Sound (I2S Bus) for Data Transport
    • Device USB Port with Integrated 2.0 High-Speed PHY that Supports:
      • USB 2.0 Full- and High-Speed Device
    • LCD Bridge with Asynchronous Interface
    • 10-Bit 4-Input Successive Approximation (SAR) ADC
    • IEEE-1149.1 (JTAG)
      Boundary-Scan-Compatible
    • 32 General-Purpose I/O (GPIO) Pins
      (Multiplexed with Other Device Functions)
      • Configure Up to 20 GPIO Pins at the Same Time
  • POWER:
    • Four Core Isolated Power Supply Domains: Analog, RTC, CPU and Peripherals, and USB
    • Three I/O Isolated Power Supply Domains: RTC I/O, USB PHY, and DVDDIO
    • Three integrated LDOs (DSP_LDO, ANA_LDO, and USB_LDO) to power the isolated domains: DSP Core, Analog, and USB Core, respectively
    • 1.05-V Core (50 MHz), 1.8-, 2.5-, 2.75-, or 3.3-V I/Os
    • 1.3-V Core (100 MHz), 1.8-, 2.5-, 2.75-, or 3.3-V I/Os
  • CLOCK:
    • Real-Time Clock (RTC) with Crystal Input, Separate Clock Domain, and Separate Power Supply
    • Low-Power Software Programmable Phase-Locked Loop (PLL) Clock Generator
  • BOOTLOADER:
    • On-Chip ROM Bootloader (RBL) to Boot From SPI EEPROM, SPI Serial Flash or I2C EEPROM eMMC, SD, SDHC, UART, and USB
  • PACKAGE:
    • 144-Terminal Pb-Free Plastic BGA (Ball Grid Array) (ZHH Suffix)

All trademarks are the property of their respective owners.

  • CORE:
    • High-Performance, Low-Power, TMS320C55x Fixed-Point Digital Signal Processor
      • 20-, 10-ns Instruction Cycle Time
      • 50-, 100-MHz Clock Rate
      • One or Two Instructions Executed per Cycle
      • Dual Multiply-and-Accumulate Units (Up to 200 Million Multiply-Accumulates per Second [MMACS])
      • Two Arithmetic and Logic Units (ALUs)
      • Three Internal Data and Operand Read Buses and Two Internal Data and Operand Write Buses
      • Software-Compatible with C55x Devices
      • Industrial Temperature Devices Available
    • 320KB of Zero-Wait State On-Chip RAM, Composed of:
      • 64KB of Dual-Access RAM (DARAM), 8 Blocks of 4K x 16-Bit
      • 256KB of Single-Access RAM (SARAM), 32 Blocks of 4K x 16-Bit
    • 128KB of Zero Wait-State On-Chip ROM
      (4 Blocks of 16K x 16-Bit)
    • Tightly Coupled FFT Hardware Accelerator
  • PERIPHERAL:
    • Direct Memory Access (DMA) Controller
      • Four DMA with 4 Channels Each (16 Channels Total)
    • Three 32-Bit General-Purpose (GP) Timers
      • One Selectable as a Watchdog or GP
    • Two Embedded Multimedia Card (eMMC) or Secure Digital (SD) Interfaces
    • Universal Asynchronous Receiver/Transmitter (UART)
    • Serial Port Interface (SPI) with Four Chip Selects
    • Master and Slave Inter-Integrated Circuit (I2C Bus)
    • Four Inter-IC Sound (I2S Bus) for Data Transport
    • Device USB Port with Integrated 2.0 High-Speed PHY that Supports:
      • USB 2.0 Full- and High-Speed Device
    • LCD Bridge with Asynchronous Interface
    • 10-Bit 4-Input Successive Approximation (SAR) ADC
    • IEEE-1149.1 (JTAG)
      Boundary-Scan-Compatible
    • 32 General-Purpose I/O (GPIO) Pins
      (Multiplexed with Other Device Functions)
      • Configure Up to 20 GPIO Pins at the Same Time
  • POWER:
    • Four Core Isolated Power Supply Domains: Analog, RTC, CPU and Peripherals, and USB
    • Three I/O Isolated Power Supply Domains: RTC I/O, USB PHY, and DVDDIO
    • Three integrated LDOs (DSP_LDO, ANA_LDO, and USB_LDO) to power the isolated domains: DSP Core, Analog, and USB Core, respectively
    • 1.05-V Core (50 MHz), 1.8-, 2.5-, 2.75-, or 3.3-V I/Os
    • 1.3-V Core (100 MHz), 1.8-, 2.5-, 2.75-, or 3.3-V I/Os
  • CLOCK:
    • Real-Time Clock (RTC) with Crystal Input, Separate Clock Domain, and Separate Power Supply
    • Low-Power Software Programmable Phase-Locked Loop (PLL) Clock Generator
  • BOOTLOADER:
    • On-Chip ROM Bootloader (RBL) to Boot From SPI EEPROM, SPI Serial Flash or I2C EEPROM eMMC, SD, SDHC, UART, and USB
  • PACKAGE:
    • 144-Terminal Pb-Free Plastic BGA (Ball Grid Array) (ZHH Suffix)

All trademarks are the property of their respective owners.

These devices are members of TI's C5000 fixed-point Digital Signal Processor (DSP) product family and are designed for low-power applications.

The fixed-point DSP is based on the TMS320C55x DSP generation CPU processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The device also includes four DMA controllers, each with 4 channels, providing data movement for 16-independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic and logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The PU decodes the instructions, directs tasks to the AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions, along with the 10-bit SAR ADC on the TMS320C5535, provide sufficient pins for status, interrupts, and bit I/O for LCD displays, keyboards, and media interfaces. Serial media is supported through two secure digital (SD) peripherals, four Inter-IC Sound (I2S Bus) modules, one serial port interface (SPI) with up to four chip selects, one I2C multimaster and slave interface, and a universal asynchronous receiver/transmitter (UART) interface.

Additional peripherals include: a high-speed Universal Serial Bus (USB 2.0) device mode only (not available on TMS320C5532), a real-time clock (RTC), three general-purpose timers with one configurable as a watchdog timer, and an analog phase-locked loop (APLL) clock generator.

In addition, the TMS320C5535 includes a tightly coupled FFT Hardware Accelerator. The tightly coupled FFT Hardware Accelerator supports 8- to 1024-point (in power of 2) real and complex-valued FFTs.

Furthermore, the device includes the following three integrated LDOs to power different sections of the device.

ANA_LDO (all devices) provides 1.3 V to the DSP PLL (VDDA_PLL), SAR, and power-management circuits (VDDA_ANA).

DSP_LDO (TMS320C5535 and 'C5534) provides 1.3 V or 1.05 V to the DSP core (CVDD), selectable on-the-fly by software as long as operating frequency ranges are observed. For lowest power operation, the programmer can shut down the internal DSP_LDO, cutting power to the DSP core (CVDD) while an external supply provides power to the RTC (CVDDRTC and DVDDRTC). The RTC alarm interrupt or the WAKEUP pin can re-enable the internal DSP_LDO and re-apply power to the DSP core. When DSP_LDO comes out of reset, it is enabled to 1.3 V for the bootloader to operate. For the 50-MHz devices, DSP_LDO must be programmed to 1.05 V to match the core voltage, CVDD, for proper operation after reset.

USB_LDO (TMS320C5535, 'C5534, and 'C5533) provides 1.3 V to the USB core digital (USB_VDD1P3) and PHY circuits (USB_VDDA1P3).

These devices are supported by the industry’s award-winning eXpressDSP, Code Composer Studio Integrated Development Environment (IDE), DSP/BIOS, Texas Instruments’ algorithm standard, and the industry’s largest third-party network. Code Composer Studio IDE features code generation tools including a C Compiler and Linker, RTDX, XDS100, XDS510, XDS560 emulation device drivers, and evaluation modules. The devices are also supported by the C55x DSP library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip support libraries.

These devices are members of TI's C5000 fixed-point Digital Signal Processor (DSP) product family and are designed for low-power applications.

The fixed-point DSP is based on the TMS320C55x DSP generation CPU processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on power savings. The CPU supports an internal bus structure that is composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The device also includes four DMA controllers, each with 4 channels, providing data movement for 16-independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic and logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The PU decodes the instructions, directs tasks to the AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions, along with the 10-bit SAR ADC on the TMS320C5535, provide sufficient pins for status, interrupts, and bit I/O for LCD displays, keyboards, and media interfaces. Serial media is supported through two secure digital (SD) peripherals, four Inter-IC Sound (I2S Bus) modules, one serial port interface (SPI) with up to four chip selects, one I2C multimaster and slave interface, and a universal asynchronous receiver/transmitter (UART) interface.

Additional peripherals include: a high-speed Universal Serial Bus (USB 2.0) device mode only (not available on TMS320C5532), a real-time clock (RTC), three general-purpose timers with one configurable as a watchdog timer, and an analog phase-locked loop (APLL) clock generator.

In addition, the TMS320C5535 includes a tightly coupled FFT Hardware Accelerator. The tightly coupled FFT Hardware Accelerator supports 8- to 1024-point (in power of 2) real and complex-valued FFTs.

Furthermore, the device includes the following three integrated LDOs to power different sections of the device.

ANA_LDO (all devices) provides 1.3 V to the DSP PLL (VDDA_PLL), SAR, and power-management circuits (VDDA_ANA).

DSP_LDO (TMS320C5535 and 'C5534) provides 1.3 V or 1.05 V to the DSP core (CVDD), selectable on-the-fly by software as long as operating frequency ranges are observed. For lowest power operation, the programmer can shut down the internal DSP_LDO, cutting power to the DSP core (CVDD) while an external supply provides power to the RTC (CVDDRTC and DVDDRTC). The RTC alarm interrupt or the WAKEUP pin can re-enable the internal DSP_LDO and re-apply power to the DSP core. When DSP_LDO comes out of reset, it is enabled to 1.3 V for the bootloader to operate. For the 50-MHz devices, DSP_LDO must be programmed to 1.05 V to match the core voltage, CVDD, for proper operation after reset.

USB_LDO (TMS320C5535, 'C5534, and 'C5533) provides 1.3 V to the USB core digital (USB_VDD1P3) and PHY circuits (USB_VDDA1P3).

These devices are supported by the industry’s award-winning eXpressDSP, Code Composer Studio Integrated Development Environment (IDE), DSP/BIOS, Texas Instruments’ algorithm standard, and the industry’s largest third-party network. Code Composer Studio IDE features code generation tools including a C Compiler and Linker, RTDX, XDS100, XDS510, XDS560 emulation device drivers, and evaluation modules. The devices are also supported by the C55x DSP library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip support libraries.
filter Buscar otro/a SoC del procesador de señal digital (DSP) de radar y audio
Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 17
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos TMS320C5535, 'C5534, 'C5533, 'C5532 Fixed-Point Digital Signal Processors datasheet (Rev. C) PDF | HTML 23/04/2014
* Errata TMS320C5532/5533/5534/5535 MicroStar BGA Discontinued and Redesigned 20/05/2020
* Errata TMS320C5535/34/33/32 Fixed-Point DSP Silicon Errata (Silicon Revision 2.2) (Rev. C) 15/07/2015
Nota sobre la aplicación How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) PDF | HTML 19/05/2021
Nota sobre la aplicación Using the TMS320C5545/35/34/33/32 Bootloader (Rev. D) 31/07/2018
Nota sobre la aplicación Migrating From TMS320C5535 to TMS320C5545 (Rev. A) 6/10/2016
Guía del usuario TMS320C5545/35/34/33/32 ULP DSP Technical Reference Manual (Rev. H) 6/04/2016
Nota sobre la aplicación Power Estimation and Pwr Consumption Sum for TMS320C5504/05/14/15/32/33/34/35/45 (Rev. A) 4/04/2016
Nota sobre la aplicación C5000 DSP-Based Low-Power System Design 30/11/2015
Nota sobre la aplicación Migrating from TMS320C5515/05 to TMS320C5535/34/33/32 (Rev. A) 22/12/2011
Guía del usuario TMS320C55x DSP Peripherals Overview Reference Guide (Rev. K) 15/12/2011
Product overview TMS320C553x-Industry’s Lowest Power DSPs Now at the Unbelievable Price of $1.95 (Rev. B) 13/09/2011
Guía del usuario TMS320C55x v3.x DSP Algebraic Instruction Set Reference Guide (Rev. E) 24/06/2009
Guía del usuario TMS320C55x v3.x DSP Mnemonic Instruction Set Reference Guide (Rev. E) 24/06/2009
Guía del usuario TMS320C55x DSP v3.x CPU Reference Guide (Rev. E) 17/06/2009
Guía del usuario TMS320C55x Assembly Language Tools User's Guide (Rev. H) 31/07/2004
Guía del usuario TMS320C55x Optimizing C/C++ Compiler User's Guide (Rev. F) 31/12/2003

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Sonda de depuración

TMDSEMU200-U — Sonda de depuración XDS200 USB

El XDS200 es una sonda de depuración (emulador) que se utiliza para depurar dispositivos integrados de TI. Para la mayoría de los dispositivos, se recomienda utilizar el XDS110 (www.ti.com/tool/TMDSEMU110-U), que es más nuevo y de menor costo. El XDS200 es compatible con una amplia variedad de (...)

Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Sonda de depuración

TMDSEMU560V2STM-U — Sonda de depuración USB para rastreo del sistema con el software XDS560™ v2

El XDS560v2 es el modelo de mayor rendimiento de la familia de sondas de depuración XDS560™ y es compatible tanto con el estándar JTAG tradicional (IEEE 1149.1) como con cJTAG (IEEE 1149.7).  Tenga en cuenta que no es compatible con la depuración por cable serie (SWD).

Todas las sondas de (...)

Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Sonda de depuración

TMDSEMU560V2STM-UE — Sonda de depuración USB y ethernet de seguimiento del sistema XDS560v2

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Sonda de depuración

LB-3P-TRACE32-DSP — Sistema de depuración y seguimiento Lauterbach TRACE32 para procesadores de señales digitales (DSP)

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

Desde: Lauterbach GmbH
Productos y hardware compatibles
Software de aplicación y estructura

C55X-AUDIOFRAMEWORK — Marco de audio conectado C55x

The TMS320C55x™ Connected Audio Framework provides a software framework which allows the C55x devices to operate as a USB Audio peripheral. In addition to providing this capability, the framework can be extended by users by the incorporation of audio processing algorithms in the record and (...)
Productos y hardware compatibles
Controlador o biblioteca

AEC-AER — Acoustic echo cancellation/removal for TI C64x+, C674x, C55x and Cortex®-A8 processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

Productos y hardware compatibles
Controlador o biblioteca

C55XCSL-LOWPOWER — TMS320C55x Chip Support Library for C5504/05, C5514/15/17 and C5535/45 devices

Las bibliotecas de compatibilidad de chips (CSL) C55x proporcionan una interfaz de programación de aplicaciones (API) utilizada para configurar y controlar los periféricos del DSP en chip para facilitar el uso, la compatibilidad entre varios dispositivos C55x y la abstracción de hardware. Las CSL (...)

Productos y hardware compatibles
Controlador o biblioteca

FAXLIB — FAX library (FAXLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

Productos y hardware compatibles
Controlador o biblioteca

SPRC100 — Biblioteca DSP TMS320C55x (DSPLIB)

La biblioteca DSP (DSPLIB) es una colección de módulos de función DSP optimizados de alto nivel para la plataforma C55x DSP. Esta biblioteca de código fuente incluye funciones invocables en C (compatibles con el lenguaje ANSI-C) para funciones matemáticas y vectoriales generales de procesamiento de (...)

Productos y hardware compatibles
Controlador o biblioteca

VOLIB — Voice library (VoLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

Productos y hardware compatibles
Códec de software

ADT-3P-DSPVOIPCODECS — Tecnologías digitales adaptables DSP VOIP, códecs de voz y audio

Adaptive Digital is a developer of voice quality enhancement algorithms, and best-in-class acoustic echo cancellation software that work with TI DSPs. Adaptive Digital has extensive experience in the algorithm development, implementation, optimization and configuration tuning. They provide (...)
Desde: Adaptive Digital Technologies, Inc.
Productos y hardware compatibles
Códec de software

ALGOT-3P-DSPVOIPCODECS — Códecs de audio y telecomunicaciones DSP Algotron C5000

Algotron provides C5000 DSP software modules for telecoms & audio. Examples are: modem data pumps, speech coders, signal generators & detectors for DTMF and caller ID. All modules feature simple yet flexible interfaces with full re-entrancy. They come with user's guides, example (...)

Desde: Algotron
Productos y hardware compatibles
Códec de software

DSPI-3P-DSPVOIPCODECS — Innovaciones en DSP: Códecs VoIP DSP

DSP Innovations is a supplier of C5000TM DSP-software and engineering services. Proprietary and standard vocoders from DSPINI have superior characteristics, operate in range from 300 bps up to 64 kbps and are used in: secure voice, software defined radio, wireless, VoIP, voice storage, and more. (...)

Desde: DSP Innovations
Productos y hardware compatibles
Diseño de referencia

TIDM-LPBP-TCHMP3PLAYER — Codificador/decodificador MP3 con interfaz táctil capacitiva, pantalla OLED y almacenamiento masivo

The audio capacitive touch reference design is a plug-in board for the MSP430 LaunchPad development kit (MSP-EXP430G2). This reference design features several capacitive touch elements including a scroll wheel, button and proximity sensor and nine LEDs that provide instant feedback as users (...)

Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
NFBGA (ZAY) 144 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos