TMS320VC5416

ACTIVO

Procesador de señal digital

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat TMS320VC5416 Fixed-Point Digital Signal Processor datasheet (Rev. P) (Inglés)

TMS320VC5416

ACTIVO

Haga su pedido ahora

Detalles del producto

CPU

16-bit

Frequency (MHz)

120, 160

Hardware accelerators

ALU, MAC, CSSU, ARAU

Rating

Catalog

Operating temperature range (°C)

-40 to 85

CPU

16-bit

Frequency (MHz)

120, 160

Hardware accelerators

ALU, MAC, CSSU, ARAU

Rating

Catalog

Operating temperature range (°C)

-40 to 85

NFBGA (ZWS)

144

144 mm² (12 mm × 12 mm)

NFBGA (GWS)

144

144 mm² (12 mm × 12 mm)

LQFP (PGE)

144

484 mm² (22 mm × 22 mm)

Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
17- ×17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
Data Bus With a Bus Holder Feature
Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
128K × 16-Bit On-Chip RAM Composed of:
- Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
- Eight Blocks of 8K × 16-Bit On-Chip Single-Access Program RAM
16K × 16-Bit On-Chip ROM Configured for Program Memory
Enhanced External Parallel Interface (XIO2)
Single-Instruction-Repeat and Block-Repeat Operations for Program Code
Block-Memory-Move Instructions for Better Program and Data Management
Instructions With a 32-Bit Long Word Operand
Instructions With Two- or Three-Operand Reads
Arithmetic Instructions With Parallel Store and Parallel Load
Conditional Store Instructions
Fast Return From Interrupt
On-Chip Peripherals
- Software-Programmable Wait-State Generator and Programmable Bank-Switching
- On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
- One 16-Bit Timer
- Six-Channel Direct Memory Access (DMA) Controller
- Three Multichannel Buffered Serial Ports (McBSPs)
- 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
CLKOUT Off Control to Disable CLKOUT
On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic⁽¹⁾
144-Pin Ball Grid Array (BGA) (GGU Suffix)
144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
6.25-ns Single-Cycle Fixed-Point Instruction Execution Time (160 MIPS)
8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
3.3-V I/O Supply Voltage (160 and 120 MIPS)
1.6-V Core Supply Voltage (160 MIPS)
1.5-V Core Supply Voltage (120 MIPS)

⁽¹⁾IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE: This data manual is designed to be used in conjunction with the TMS320C54x™ DSP Functional Overview (literature number SPRU307).
TMS320C54x, TMS320 are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
17- ×17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
Data Bus With a Bus Holder Feature
Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
128K × 16-Bit On-Chip RAM Composed of:
- Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
- Eight Blocks of 8K × 16-Bit On-Chip Single-Access Program RAM
16K × 16-Bit On-Chip ROM Configured for Program Memory
Enhanced External Parallel Interface (XIO2)
Single-Instruction-Repeat and Block-Repeat Operations for Program Code
Block-Memory-Move Instructions for Better Program and Data Management
Instructions With a 32-Bit Long Word Operand
Instructions With Two- or Three-Operand Reads
Arithmetic Instructions With Parallel Store and Parallel Load
Conditional Store Instructions
Fast Return From Interrupt
On-Chip Peripherals
- Software-Programmable Wait-State Generator and Programmable Bank-Switching
- On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
- One 16-Bit Timer
- Six-Channel Direct Memory Access (DMA) Controller
- Three Multichannel Buffered Serial Ports (McBSPs)
- 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
CLKOUT Off Control to Disable CLKOUT
On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic⁽¹⁾
144-Pin Ball Grid Array (BGA) (GGU Suffix)
144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
6.25-ns Single-Cycle Fixed-Point Instruction Execution Time (160 MIPS)
8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
3.3-V I/O Supply Voltage (160 and 120 MIPS)
1.6-V Core Supply Voltage (160 MIPS)
1.5-V Core Supply Voltage (120 MIPS)

⁽¹⁾IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE: This data manual is designed to be used in conjunction with the TMS320C54x™ DSP Functional Overview (literature number SPRU307).
TMS320C54x, TMS320 are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.

The TMS320VC5416 fixed-point, digital signal processor (DSP) (hereafter referred to as the 5416 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The device also includes the control mechanisms to manage interrupts, repeated operations, and function calls.

The TMS320VC5416 fixed-point, digital signal processor (DSP) (hereafter referred to as the 5416 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The device also includes the control mechanisms to manage interrupts, repeated operations, and function calls.

filter

Buscar otro/a SoC del procesador de señal digital (DSP) de radar y audio

Descargar Ver vídeo con transcripción Video

No se encuentra disponible ningún soporte de diseño de TI

Este producto no cuenta con soporte de diseño continuo de TI para proyectos nuevos, como contenidos nuevos o actualizaciones de software. Si está disponible, encontrará material adicional, software y herramientas relevantes en la página del producto. También puede buscar información archivada en los foros de soporte de TI E2E^TM.

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 11

Documentación principal	Tipo	Título
*	Hoja de datos	TMS320VC5416 Fixed-Point Digital Signal Processor datasheet (Rev. P)	13/10/2008
*	Errata	TMS320VC5416 MicroStar BGA Discontinued and Redesigned	20/05/2020
*	Errata	TMS320VC5416 Digital Signal Processor Silicon Errata (Rev. F)	31/01/2006
	Nota sobre la aplicación	TMS320VC5402A/VC5409A/VC5410A/VC5416 Bootloader (Rev. F)	27/06/2006
	Nota sobre la aplicación	Interface TSC Through McBSP	28/10/2004
	Guía del usuario	TMS320C54x Chip Support Library API Reference Guide (Rev. D)	5/05/2003
	Nota sobre la aplicación	Interfacing the ADS8361 to the TMS320VC5416 DSP	5/12/2002
	Guía del usuario	TMS320C54x DSP CPU and Peripherals Reference Set Volume 1 (Rev. G)	31/03/2001
	Guía del usuario	TMS320C54x DSP Algebraic Instruction Set Reference Set Volume 3 (Rev. C)	31/01/2001
	Guía del usuario	TMS320C54x DSP Mnemonic Instruction Set Reference Set Volume 2 (Rev. C)	31/01/2001
	Guía del usuario	TMS320C54x DSP Applications Guide Reference Set Volume 4	1/10/1996

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Sonda de depuración

LB-3P-TRACE32-DSP — Sistema de depuración y seguimiento Lauterbach TRACE32 para procesadores de señales digitales (DSP)

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

Desde: Lauterbach GmbH

Productos y hardware compatibles

Ver opciones

Modelo de simulación