The TPS40200 is a flexible, non-synchronous controller with a built-in 200-mA driver for P-channel FETs. The circuit operates with inputs up to 52 V with a power-saving feature that turns off driver current once the external FET has been fully turned on. This feature extends the flexibility of the device, allowing it to operate with an input voltage up to 52 V without dissipating excessive power. The circuit operates with voltage-mode feedback and has feed-forward input voltage compensation that responds instantly to input voltage change. The integral 700-mV reference is trimmed to 2%, providing the means to accurately control low voltages. The TPS40200 is available in an 8-pin SOIC and an 8-pin VSON package and supports many of the features of more complex controllers. Clock frequency, soft-start, and overcurrent limits are each easily programmed by a single, external component. The part has undervoltage lockout, and can be easily synchronized to other controllers or a system clock to satisfy sequencing and/or noise-reduction requirements.
| Documentación principal | Tipo | Título | Opciones de formato | Descargar la versión más reciente en inglés | Fecha |
|---|---|---|---|---|---|
| * | Hoja de datos | TPS40200 Wide Input Range Non-Synchronous Voltage Mode Controller datasheet (Rev. G) | PDF | HTML | 1/12/2014 | |
| Guía de selección | Power Management Guide 2018 (Rev. R) | 25/06/2018 | |||
| Nota sobre la aplicación | Automated Frequency Response Analyzer | 9/10/2013 | |||
| Analog Design Journal | 3Q 2010 Issue Analog Applications Journal | 11/08/2010 | |||
| Más documentación | TPS40200D Test Report | 15/02/2008 |
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
The TPS40200EVM-002 evaluation module (EVM) uses the TPS40200 non-synchronous buck controller to provide a resistor selected 3.3 V output voltage that delivers up to 2.5 A from a 24 V input bus. The EVM operates from a single supply and uses a single P-channel power FET and Schottky (...)
This reference design is based on the ZETA topology for having very low output ripple. An input voltage between 8V and 16V generates an output voltage of 12V with a load of 1.5A.
El diseño de referencia de PMP7207 funciona en un rango de entrada de 8 V a 16 V y proporciona -12 V a 1 A en la salida. Este diseño pertenece al material de presentación del taller de Potencia de TI.
The Real-time Digital LED Control reference design demonstrates the control of three boost converters to drive three LEDs (red, blue, and green) strings. This design allows development with real-time digital control of the various LEDs which makes it perfect for any industrial or automotive (...)
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| VSON (DRB) | 8 | Ultra Librarian |
Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI.