DS100RT410
- Each Channel Independently Locks to
10.3125 Gbps - Lock Operation (Typically Under 15 ms)
- Low Latency (≈ 300 ps)
- Adaptive Equalization up to 34-dB Boost at 5 GHz
- Adjustable Transmit VOD: 600 to 1300
mVp-p - Adjustable Transmit De-emphasis to –12 dB
- Typical Power Dissipation (EQ+CDR+DE):
150 mW/channel - Programmable Output Polarity Inversion
- Input Signal Detection, CDR Lock Detection and
Indicator - On-chip Eye Monitor (EOM), PRBS Generator
- Single 2.5 V ±5% Power Supply
- SMBus and EEPROM Configuration Modes
- Operating Temperature Range of –40°C to 85°C
- WQFN 48-Pin, 7 mm × 7 mm Package
- Easy Pin Compatible Upgrade Between Repeater
and Retimers- DS100RT410 (EQ+CDR+DE): 10.3125 Gbps
- DS100DF410 (EQ+DFE+CDR+DE):
10.3125 Gbps - DS110RT410 (EQ+CDR+DE): 8.5 to
11.3 Gbps - DS110DF410 (EQ+DFE+CDR+DE): 8.5 to
11.3 Gbps - DS125RT410 (EQ+CDR+DE): 9.8 to
12.5 Gbps - DS125DF410 (EQ+DFE+CDR+DE):
9.8 to 12.5 Gbps - DS100BR410 (EQ+DE): Up to
10.3125 Gbps
The DS100RT410 is a four-channel retimer with integrated signal conditioning. Each channel can independently lock to 10.3125-Gbps data rate to support 10 GbE. The device includes a fully adaptive continuous-time linear equalizer (CTLE), clock and data recovery (CDR) and a transmit de-emphasis (DE) driver to enable data transmission over long, lossy and crosstalk-impaired highspeed serial links to achieve BER < 1 × 10–15. For channels with a high amount of crosstalk, the DS100DF410 should be used because it has self-calibrating 5-tap decision-feedback equalizer (DFE).
The programmable settings can be applied easily using the SMBus (I2C) interface, or they can be loaded through an external EEPROM. An on-chip eye monitor and a PRBS generator allow real-time measurement of high-speed serial data for system bring-up or field tuning. Flow-through pinout and single power supply make the DS100RT410 easy to use.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | DS100RT410 Low-Power 10-GbE Quad Channel Retimer datasheet (Rev. A) | PDF | HTML | 2015. 10. 27 | |
| 아날로그 디자인 학술지 | 2Q 2016 Analog Applications Journal Issue | 2016. 4. 26 | |||
| 아날로그 디자인 학술지 | The intricacies of signal integrity in high-speed communications | 2016. 4. 26 | |||
| 애플리케이션 노트 | Understanding EEPROM Programming for 10G to 12.5G Retimers | PDF | HTML | 2016. 1. 13 | ||
| 애플리케이션 노트 | Selecting TI SigCon Devices for SFF-8431 SFP+ Applications | 2014. 5. 6 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
DS100DF410EVK — DS100DF410EVK 평가 보드
The DS100DF410EVK evaluation board allows the user to examine the advanced signal conditioning capabilities of the DS100DF410 and DS100RT410 devices using SMAs. The board is controlled by a PC using a USB port and the SigCon Architect GUI.
In order to use the SigCon Architect GUI to control the (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| WQFN (RHS) | 48 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.