LMH0074
- SMPTE 259M and SMPTE 344M Compliant
- Supports DVB-ASI at 270 Mbps
- Data Rates: 125 Mbps to 540 Mbps
- Equalizes up to 400 Meters of Belden 1694A at 270 Mbps
- Manual Bypass and Output Mute with a Programmable Threshold
- Single-Ended or Differential Input
- 50Ω Differential Outputs
- Single 3.3V Supply Operation
- Industrial Temperature Range: −40°C to +85°C
- 208mW Typical Power Consumption with 3.3V Supply
- Footprint Compatible with the LMH0044 and the GS9074A
All trademarks are the property of their respective owners.
The LMH0074 SMPTE 259M / 344M Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 540 Mbps and supports SMPTE 259M and SMPTE 344M.
The LMH0074 implements DC restoration to correctly handle pathological data conditions. The equalizer may be driven in either a single ended or differential configuration.
Additional features include separate carrier detect and output mute pins which may be tied together to mute the output when no signal is present. A programmable mute reference is provided to mute the output at a selectable level of signal degradation.
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | LMH0074 SMPTE 259M / 344M Adaptive Cable Equalizer datasheet (Rev. D) | 2013/04/16 | |
| Selection guide | Broadcast and Professional Video Interface Solutions (Rev. E) | 2017/04/05 | ||
| Application note | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 2013/04/26 | ||
| Application note | AN-2145 Power Considerations for SDI Products (Rev. B) | 2013/04/26 | ||
| Application note | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 2013/04/26 | ||
| Application note | Replacing the CLC012 Adaptive Cable Equalizer with the LMH0074 (Rev. A) | 2013/04/26 | ||
| Application note | Replacing the CLC014 Adaptive Cable Equalizer with the LMH0074 (Rev. A) | 2013/04/26 | ||
| Application note | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 2009/11/12 | ||
| Design guide | Broadcast Video Owner's Manual | 2006/11/17 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| WQFN (RUM) | 16 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치