OMAP5910

활성

애플리케이션 프로세서

제품 상세 정보

CPU 1 Arm9 Frequency (MHz) 192 Coprocessors C55x DSP Hardware accelerators Pixel Interpolation, Video decode accelerator, Video encode accelerator Operating system Linux, RTOS Security Device attestation & anti-counterfeit, Secure storage Rating Catalog Operating temperature range (°C) -40 to 85
CPU 1 Arm9 Frequency (MHz) 192 Coprocessors C55x DSP Hardware accelerators Pixel Interpolation, Video decode accelerator, Video encode accelerator Operating system Linux, RTOS Security Device attestation & anti-counterfeit, Secure storage Rating Catalog Operating temperature range (°C) -40 to 85
BGA (ZDY) 289 361 mm² 19 x 19 NFBGA (GVL) 289 144 mm² 12 x 12 NFBGA (ZVL) 289 144 mm² 12 x 12 PBGA (GDY) 289 361 mm² 19 x 19
  • Low-Power, High-Performance CMOS Technology
    • 0.13-µm Technology
    • 1.6-V Core Voltage
  • TI925T (MPU) ARM9TDMI™ Core
    • Support 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets
    • 16K-Byte Instruction Cache
    • 8K-Byte Data Cache
    • Data and Program Memory Management Units (MMUs)
    • Two 64-Entry Translation Look-Aside Buffers (TLBs) for MMUs
    • 17-Word Write Buffer
  • TMS320C55x™ (C55x™) DSP Core
    • One/Two Instructions Executed per Cycle
    • Dual Multipliers (Two Multiply-Accumulates per Cycle)
    • Two Arithmetic/Logic Units
    • One Internal Program Bus
    • Five Internal Data/Operand Buses (3 Read Buses and 2 Write Buses)
    • 32K x 16-Bit On-Chip Dual-Access RAM (DARAM) (64K Bytes)
    • 48K x 16-Bit On-Chip Single-Access RAM (SARAM) (96K Bytes)
    • 16K x 16-Bit On-Chip ROM (32K Bytes)
    • Instruction Cache (24K Bytes)
    • Video Hardware Accelerators for DCT, IDCT, Pixel Interpolation, and Motion Estimation for Video Compression
  • 192K Bytes of Shared Internal SRAM
  • Memory Traffic Controller (TC)
    • 16-Bit EMIFS External Memory Interface to Access up to 128M Bytes of Flash, ROM, or ASRAM
    • 16-Bit EMIFF External Memory Interface to Access up to 64M Bytes of SDRAM
  • 9-Channel System DMA Controller
  • DSP Memory Management Unit
  • Endianism Conversion Logic
  • Digital Phase-Locked Loop (DPLL) for MPU/DSP/TC Clocking Control
  • DSP Peripherals
    • Three 32-Bit Timers and Watchdog Timer
    • Level1/Level2 Interrupt Handlers
    • Six-Channel DMA Controller
    • Two Multichannel Buffered Serial Ports
    • Two Multichannel Serial Interfaces
  • TI925T Peripherals
    • Three 32-Bit Timers and Watchdog Timer
    • 32-kHz Timer
    • Level1/Level2 Interrupt Handlers
    • USB (Full/Low Speed) Host Interface With up to 3 Ports
    • USB (Full Speed) Function Interface
    • One Integrated USB Transceiver for Either Host or Function
    • Multichannel Buffered Serial Port
    • Inter-Integrated Circuit (I2C) Master and Slave Interface
    • Microwire™ Serial Interface
    • Multimedia Card (MMC) and Secure Digital (SD) Interface
    • HDQ/1-Wire® Interface
    • Camera Interface for CMOS Sensors
    • ETM9 Trace Module for TI925T Debug
    • Keyboard Matrix Interface (6 x 5 or 8 x 8)
    • Up to Ten MPU General-Purpose I/Os
    • Pulse-Width Tone (PWT) Interface
    • Pulse-Width Light (PWL) Interface
    • Two LED Pulse Generators (LPGs)
    • Real-Time Clock (RTC)
    • LCD Controller With Dedicated System DMA Channel
  • Shared Peripherals
    • Three Universal Asynchronous Receiver/Transmitters (UARTs) (One Supporting SIR Mode for IrDA)
    • Four Interprocessor Mailboxes
    • Up to 14 Shared General-Purpose I/Os
  • Individual Power-Saving Modes for MPU/DSP/TC
  • On-Chip Scan-Based Emulation Logic
  • IEEE Std 1149.1 (JTAG) Boundary Scan Logic
  • Two 289-Ball MicroStar BGA™ (Ball Grid Array) Package Options (GZG and GDY Suffixes)

TMS320C55x, C55x, and MicroStar BGA are trademarks of Texas Instruments.
ARM9TDMI is a trademark of ARM Limited.
Thumb is a registered trademark of ARM Limited.
Microwire is a trademark of National Semiconductor Corporation.
1-Wire is a registered trademark of Dallas Semiconductor Corporation.
IEEE Standard 1149.1-1990 Standard Test-Access Port and Boundary Scan Architecture.
OMAP and DSP/BIOS are trademarks of Texas Instruments.
Bluetooth is a trademark owned by Bluetooth SIG, Inc.
Windows is a registered trademark of Microsoft Corporation.
Other trademarks are the property of their respective owners.

  • Low-Power, High-Performance CMOS Technology
    • 0.13-µm Technology
    • 1.6-V Core Voltage
  • TI925T (MPU) ARM9TDMI™ Core
    • Support 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets
    • 16K-Byte Instruction Cache
    • 8K-Byte Data Cache
    • Data and Program Memory Management Units (MMUs)
    • Two 64-Entry Translation Look-Aside Buffers (TLBs) for MMUs
    • 17-Word Write Buffer
  • TMS320C55x™ (C55x™) DSP Core
    • One/Two Instructions Executed per Cycle
    • Dual Multipliers (Two Multiply-Accumulates per Cycle)
    • Two Arithmetic/Logic Units
    • One Internal Program Bus
    • Five Internal Data/Operand Buses (3 Read Buses and 2 Write Buses)
    • 32K x 16-Bit On-Chip Dual-Access RAM (DARAM) (64K Bytes)
    • 48K x 16-Bit On-Chip Single-Access RAM (SARAM) (96K Bytes)
    • 16K x 16-Bit On-Chip ROM (32K Bytes)
    • Instruction Cache (24K Bytes)
    • Video Hardware Accelerators for DCT, IDCT, Pixel Interpolation, and Motion Estimation for Video Compression
  • 192K Bytes of Shared Internal SRAM
  • Memory Traffic Controller (TC)
    • 16-Bit EMIFS External Memory Interface to Access up to 128M Bytes of Flash, ROM, or ASRAM
    • 16-Bit EMIFF External Memory Interface to Access up to 64M Bytes of SDRAM
  • 9-Channel System DMA Controller
  • DSP Memory Management Unit
  • Endianism Conversion Logic
  • Digital Phase-Locked Loop (DPLL) for MPU/DSP/TC Clocking Control
  • DSP Peripherals
    • Three 32-Bit Timers and Watchdog Timer
    • Level1/Level2 Interrupt Handlers
    • Six-Channel DMA Controller
    • Two Multichannel Buffered Serial Ports
    • Two Multichannel Serial Interfaces
  • TI925T Peripherals
    • Three 32-Bit Timers and Watchdog Timer
    • 32-kHz Timer
    • Level1/Level2 Interrupt Handlers
    • USB (Full/Low Speed) Host Interface With up to 3 Ports
    • USB (Full Speed) Function Interface
    • One Integrated USB Transceiver for Either Host or Function
    • Multichannel Buffered Serial Port
    • Inter-Integrated Circuit (I2C) Master and Slave Interface
    • Microwire™ Serial Interface
    • Multimedia Card (MMC) and Secure Digital (SD) Interface
    • HDQ/1-Wire® Interface
    • Camera Interface for CMOS Sensors
    • ETM9 Trace Module for TI925T Debug
    • Keyboard Matrix Interface (6 x 5 or 8 x 8)
    • Up to Ten MPU General-Purpose I/Os
    • Pulse-Width Tone (PWT) Interface
    • Pulse-Width Light (PWL) Interface
    • Two LED Pulse Generators (LPGs)
    • Real-Time Clock (RTC)
    • LCD Controller With Dedicated System DMA Channel
  • Shared Peripherals
    • Three Universal Asynchronous Receiver/Transmitters (UARTs) (One Supporting SIR Mode for IrDA)
    • Four Interprocessor Mailboxes
    • Up to 14 Shared General-Purpose I/Os
  • Individual Power-Saving Modes for MPU/DSP/TC
  • On-Chip Scan-Based Emulation Logic
  • IEEE Std 1149.1 (JTAG) Boundary Scan Logic
  • Two 289-Ball MicroStar BGA™ (Ball Grid Array) Package Options (GZG and GDY Suffixes)

TMS320C55x, C55x, and MicroStar BGA are trademarks of Texas Instruments.
ARM9TDMI is a trademark of ARM Limited.
Thumb is a registered trademark of ARM Limited.
Microwire is a trademark of National Semiconductor Corporation.
1-Wire is a registered trademark of Dallas Semiconductor Corporation.
IEEE Standard 1149.1-1990 Standard Test-Access Port and Boundary Scan Architecture.
OMAP and DSP/BIOS are trademarks of Texas Instruments.
Bluetooth is a trademark owned by Bluetooth SIG, Inc.
Windows is a registered trademark of Microsoft Corporation.
Other trademarks are the property of their respective owners.

The OMAP5910 is a highly integrated hardware and software platform, designed to meet the application processing needs of next-generation embedded devices.

The OMAP™ platform enables OEMs and ODMs to quickly bring to market devices featuring rich user interfaces, high processing performance, and long battery life through the maximum flexibility of a fully integrated mixed processor solution.

The dual-core architecture provides benefits of both DSP and RISC technologies, incorporating a TMS320C55x DSP core and a high-performance TI925T ARM core.

The OMAP5910 device is designed to run leading open and embedded RISC-based operating systems, as well as the Texas Instruments (TI) DSP/BIOS™ software kernel foundation, and is available in a 289-ball MicroStar BGA package.

The OMAP5910 is targeted at the following applications:

  • Applications processing devices
  • Mobile communications
    • 802.11
    • Bluetooth™ wireless technology
    • GSM (including GPRS and EDGE)
    • CDMA
    • Proprietary government and other
  • Video and image processing (MPEG4, JPEG, Windows® Media Video, etc.)
  • Advanced speech applications (text-to-speech, speech recognition)
  • Audio processing (MPEG-1 Audio Layer3 [MP3], AMR, WMA, AAC, and other GSM speech codecs)
  • Graphics and video acceleration
  • Generalized web access
  • Data processing (fax, encryption/decryption, authentication, signature verification and watermarking)

The OMAP5910 is a highly integrated hardware and software platform, designed to meet the application processing needs of next-generation embedded devices.

The OMAP™ platform enables OEMs and ODMs to quickly bring to market devices featuring rich user interfaces, high processing performance, and long battery life through the maximum flexibility of a fully integrated mixed processor solution.

The dual-core architecture provides benefits of both DSP and RISC technologies, incorporating a TMS320C55x DSP core and a high-performance TI925T ARM core.

The OMAP5910 device is designed to run leading open and embedded RISC-based operating systems, as well as the Texas Instruments (TI) DSP/BIOS™ software kernel foundation, and is available in a 289-ball MicroStar BGA package.

The OMAP5910 is targeted at the following applications:

  • Applications processing devices
  • Mobile communications
    • 802.11
    • Bluetooth™ wireless technology
    • GSM (including GPRS and EDGE)
    • CDMA
    • Proprietary government and other
  • Video and image processing (MPEG4, JPEG, Windows® Media Video, etc.)
  • Advanced speech applications (text-to-speech, speech recognition)
  • Audio processing (MPEG-1 Audio Layer3 [MP3], AMR, WMA, AAC, and other GSM speech codecs)
  • Graphics and video acceleration
  • Generalized web access
  • Data processing (fax, encryption/decryption, authentication, signature verification and watermarking)

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
3개 모두 보기
유형 직함 날짜
* Data sheet OMAP5910 Dual-Core Processor datasheet (Rev. D) 2004/08/13
* Errata OMAP5910 Dual-Core Processor Silicon Errata (Rev. F) 2006/02/28
* Errata OMAP59xx MicroStar BGA Discontinued and Redesigned 2022/05/10

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

IDE, 구성, 컴파일러 또는 디버거

CCSTUDIO Code Composer Studio integrated development environment (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It is comprised of a rich suite of tools used to build, debug, analyze and optimize embedded applications. Code Composer Studio is available across Windows®, Linux® and macOS® platforms.

(...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어

이 설계 리소스는 이러한 범주의 제품 대부분을 지원합니다.

제품 세부 정보 페이지에서 지원을 확인하십시오.

시작 다운로드 옵션
패키지 CAD 기호, 풋프린트 및 3D 모델
BGA (ZDY) 289 Ultra Librarian
NFBGA (GVL) 289 Ultra Librarian
NFBGA (ZVL) 289 Ultra Librarian
PBGA (GDY) 289 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상