SCAN92LV090

활성

경계 스캔을 지원하는 9채널 버스 LVDS 트랜시버

제품 상세 정보

Function Transceiver Protocols BLVDS, JTAG IEEE1149.1 Number of transmitters 9 Number of receivers 9 Signaling rate (Mbps) 100 Input signal BLVDS, LVCMOS, LVDS, LVTTL Output signal BLVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols BLVDS, JTAG IEEE1149.1 Number of transmitters 9 Number of receivers 9 Signaling rate (Mbps) 100 Input signal BLVDS, LVCMOS, LVDS, LVTTL Output signal BLVDS Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (NZC) 64 64 mm² (8 mm × 8 mm) LQFP (PM) 64 144 mm² (12 mm × 12 mm)
  • IEEE 1149.1 (JTAG) Compliant
  • Bus LVDS Signaling
  • Low Power CMOS Design
  • High Signaling Rate Capability (Above 100 Mbps)
  • 0.1V to 2.3V Common Mode Range for VID = 200mV
  • ±100 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3V Operation
  • Glitch Free Power Up/Down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Designed for Double Termination Applications
  • Balanced Output Impedance
  • Product Offered in 64 Pin LQFP Package and NFBGA Package
  • High Impedance Bus Pins on Power Off (VCC = 0V)

All trademarks are the property of their respective owners.

  • IEEE 1149.1 (JTAG) Compliant
  • Bus LVDS Signaling
  • Low Power CMOS Design
  • High Signaling Rate Capability (Above 100 Mbps)
  • 0.1V to 2.3V Common Mode Range for VID = 200mV
  • ±100 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3V Operation
  • Glitch Free Power Up/Down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Designed for Double Termination Applications
  • Balanced Output Impedance
  • Product Offered in 64 Pin LQFP Package and NFBGA Package
  • High Impedance Bus Pins on Power Off (VCC = 0V)

All trademarks are the property of their respective owners.

The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is less than ±100 mV over a ±1V common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels.

This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and the optional Test Reset (TRST).

The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is less than ±100 mV over a ±1V common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels.

This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and the optional Test Reset (TRST).

다운로드 스크립트와 함께 비디오 보기 비디오

관심 가지실만한 유사 제품

open-in-new 대안 비교
다른 핀 출력을 지원하지만 비교 대상 장치와 동일한 기능.
DS92LV090A 활성 9채널 버스 LVDS 트랜시버 Without boundary SCAN

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 SCAN92LV090 9 Channel Bus LVDS Transceiver w/ Boundary SCAN datasheet (Rev. I) 2013. 4. 12

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 CAD 기호, 풋프린트 및 3D 모델
NFBGA (NZC) 64 Ultra Librarian
LQFP (PM) 64 Ultra Librarian

주문 및 품질

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상