홈 인터페이스 기타 인터페이스
홈
인터페이스
기타 인터페이스

TL16C752C

마지막 구매

64바이트 FIFO를 지원하는 듀얼 UART

지금 주문하기
데이터 시트
정오표
TL16C752C은(는) 단종 과정에 있습니다.
이 제품은 단종이 진행 중인 제품입니다. 새로운 설계는 대체 제품을 고려해야 합니다.
open-in-new 대안 비교
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀
TL16C752D 활성 64바이트 FIFO를 지원하는 듀얼 UART Resolves stop bit errata seen in TL16C752C

TL16C752C

마지막 구매
데이터 시트 지금 주문하기

제품 상세 정보

Protocols UART Rating Catalog Operating temperature range (°C) -40 to 85
Protocols UART Rating Catalog Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm² 9 x 9 VQFN (RHB) 32 25 mm² 5 x 5
  • SC16C752B and XR16M752 Pin Compatible With Additional Enhancements
  • Support 1.8-V, 2.5-V, 3.3-V, or 5-V Supply
  • Characterized for Operation from –40°C to 85°C
  • Supports up to:
    • 48-MHz Oscillator Input Clock (3 Mbps) for 5-V Operation
    • 32-MHz Oscillator Input Clock (2 Mbps) for 3.3-V Operation
    • 24-MHz Input Clock (1.5 Mbps) for 2.5-V Operation
    • 16-MHz Input Clock (1 Mbps) for 1.8-V Operation
  • 64-Byte Transmit/Receive FIFO
  • Software-Selectable Baud-Rate Generator
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA, Interrupt Generation, and Software or Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon and Xoff Characters With Optional Xon Any Character
    • Programmable Auto-RTS and Auto-CTS-Modem Control Functions (CTS, RTS, DSR, DTR, RI, and CD)
  • DMA Signaling Capability for Both Received and Transmitted Data on PN Package
  • RS-485 Mode Support
  • Infrared Data Association (IrDA) Capability
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters With 1, 1.5, or 2 Stop Bit Generation
    • Even, Odd, or No Parity Bit Generation and Detection
  • False Start Bit and Line Break Detection
  • Internal Test and Loopback Capabilities
  • SC16C752B and XR16M752 Pin Compatible With Additional Enhancements
  • Support 1.8-V, 2.5-V, 3.3-V, or 5-V Supply
  • Characterized for Operation from –40°C to 85°C
  • Supports up to:
    • 48-MHz Oscillator Input Clock (3 Mbps) for 5-V Operation
    • 32-MHz Oscillator Input Clock (2 Mbps) for 3.3-V Operation
    • 24-MHz Input Clock (1.5 Mbps) for 2.5-V Operation
    • 16-MHz Input Clock (1 Mbps) for 1.8-V Operation
  • 64-Byte Transmit/Receive FIFO
  • Software-Selectable Baud-Rate Generator
  • Programmable and Selectable Transmit and Receive FIFO Trigger Levels for DMA, Interrupt Generation, and Software or Hardware Flow Control
  • Software/Hardware Flow Control
    • Programmable Xon and Xoff Characters With Optional Xon Any Character
    • Programmable Auto-RTS and Auto-CTS-Modem Control Functions (CTS, RTS, DSR, DTR, RI, and CD)
  • DMA Signaling Capability for Both Received and Transmitted Data on PN Package
  • RS-485 Mode Support
  • Infrared Data Association (IrDA) Capability
  • Programmable Sleep Mode
  • Programmable Serial Interface Characteristics
    • 5, 6, 7, or 8-Bit Characters With 1, 1.5, or 2 Stop Bit Generation
    • Even, Odd, or No Parity Bit Generation and Detection
  • False Start Bit and Line Break Detection
  • Internal Test and Loopback Capabilities

The TL16C752C is a dual universal asynchronous receiver transmitter (UART) with 64-byte FIFOs, automatic hardware and software flow control, and data rates up to 3 Mbps. The device offers enhanced features. It has a transmission Character control register (TCR) that stores received FIFO threshold level to start or stop transmission during hardware and software flow control.

With the FIFO RDY register, the software gets the status of TXRDY or RXRDY for all two ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loop-back capability allows onboard diagnostics. The TL16C752C incorporates the functionality of two UARTs, each UART having its own register set and FIFOs. The two UARTs share only the data bus interface and clock source, otherwise they operate independently. Another name for the UART function is asynchronous communications element (ACE), and these terms are used interchangeably. The bulk of this document describes the behavior of each ACE, with the understanding that two such devices are incorporated into the TL16C752C device.

The TL16C752C is a dual universal asynchronous receiver transmitter (UART) with 64-byte FIFOs, automatic hardware and software flow control, and data rates up to 3 Mbps. The device offers enhanced features. It has a transmission Character control register (TCR) that stores received FIFO threshold level to start or stop transmission during hardware and software flow control.

With the FIFO RDY register, the software gets the status of TXRDY or RXRDY for all two ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loop-back capability allows onboard diagnostics. The TL16C752C incorporates the functionality of two UARTs, each UART having its own register set and FIFOs. The two UARTs share only the data bus interface and clock source, otherwise they operate independently. Another name for the UART function is asynchronous communications element (ACE), and these terms are used interchangeably. The bulk of this document describes the behavior of each ACE, with the understanding that two such devices are incorporated into the TL16C752C device.

filter 기타 기타 인터페이스 찾기
다운로드

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
2개 모두 보기
상위 문서 유형 직함 형식 옵션 날짜
* Data sheet TL16C752C Dual UART With 64-Byte FIFO datasheet (Rev. C) PDF | HTML 2017/06/07
* Errata Short STOP Bit Errata (Rev. A) 2010/10/08

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치