All trademarks are the property of their respective owners.
The SCANSTA112 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANSTA112 supports up to 7 local IEEE1149.1 scan chains which can be accessed individually or combined serially.
Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.
The STA112 has a unique feature in that the backplane port and the LSP0 port are bidirectional. They can be configured to alternatively act as the master or slave port so an alternate test master can take control of the entire scan chain network from the LSP0 port while the backplane port becomes a slave.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | SCANSTA112 7-Port Multidrop IEEE 1149.1 (JTAG) Multiplexer datasheet (Rev. I) | Apr 12, 2013 | |
| Application note | Simplified Programming of Altera FPGAs Using CSANSTA111/112 JTAG Scan Chain Mux (Rev. D) | Apr 26, 2013 | ||
| Application note | AN-1312 SCANSTA111/SCANSTA112 Scan Bridge Timing (Rev. B) | Apr 26, 2013 | ||
| Application note | AN-1259 SCANSTA112 Designer's Reference (Rev. H) | Apr 26, 2013 | ||
| Application note | Simplified Program of Xilinx Devices Using a SCANSTA111/112 JTAG Scan Chain Mux (Rev. C) | Apr 26, 2013 | ||
| More literature | SCANSTA112 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer Evaluation Kit Docume | Feb 21, 2012 | ||
| Application note | SCANSTA112 Quick Reference Guide | Jan 7, 2010 | ||
| Application note | JTAG Advanced Capabilities and System Design | Mar 19, 2009 | ||
| Application note | Partition IEEE 1149.1 SCAN Chains for Manageability! | Mar 6, 2003 |
For additional terms or required resources, click any title below to view the detail page where available.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| QFP (NEZ) | 100 | Ultra Librarian |
| NFBGA (NZD) | 100 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.