產品詳細資料

Sample rate (max) (Msps) 130 Resolution (Bits) 16 Number of input channels 1 Interface type Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.4 Power consumption (typ) (mW) 755 Architecture Pipeline SNR (dB) 78.5 ENOB (Bits) 12.7 SFDR (dB) 95.5 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 130 Resolution (Bits) 16 Number of input channels 1 Interface type Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.4 Power consumption (typ) (mW) 755 Architecture Pipeline SNR (dB) 78.5 ENOB (Bits) 12.7 SFDR (dB) 95.5 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (NKD) 64 81 mm² (9 mm × 9 mm)
  • Dual Supplies: 1.8V and 3.0V Operation
  • On Chip Automatic Calibration During Power-Up
  • Low Power Consumption
  • Multi-Level Multi-Function Pins for CLK/DF and PD
  • Power-Down and Sleep Modes
  • On Chip Precision Reference and Sample-and-Hold Circuit
  • On Chip Low Jitter Duty-Cycle Stabilizer
  • Offset Binary or 2's Complement Data Format
  • Full Data Rate LVDS Output Port
  • 64-pin WQFN Package (9x9x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • High IF Sampling Receivers
  • Multi-carrier Base Station Receivers
    • GSM/EDGE, CDMA2000, UMTS, LTE, and WiMax
  • Test and Measurement Equipment
  • Communications Instrumentation
  • Data Acquisition
  • Portable Instrumentation

All trademarks are the property of their respective owners.

  • Dual Supplies: 1.8V and 3.0V Operation
  • On Chip Automatic Calibration During Power-Up
  • Low Power Consumption
  • Multi-Level Multi-Function Pins for CLK/DF and PD
  • Power-Down and Sleep Modes
  • On Chip Precision Reference and Sample-and-Hold Circuit
  • On Chip Low Jitter Duty-Cycle Stabilizer
  • Offset Binary or 2's Complement Data Format
  • Full Data Rate LVDS Output Port
  • 64-pin WQFN Package (9x9x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • High IF Sampling Receivers
  • Multi-carrier Base Station Receivers
    • GSM/EDGE, CDMA2000, UMTS, LTE, and WiMax
  • Test and Measurement Equipment
  • Communications Instrumentation
  • Data Acquisition
  • Portable Instrumentation

All trademarks are the property of their respective owners.

The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16V130 could be re-calibrated at any time by asserting and then de-asserting power-down. An integrated low noise and stable voltage reference and differential reference buffer amplifier easies board level design. On-chip duty cycle stabilizer with low additive jitter allows wide duty cycle range of input clock without compromising its dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The digital data is provided via full data rate LVDS outputs – making possible the 64-pin, 9mm x 9mm WQFN package. The ADC16V130 operates on dual power supplies +1.8V and +3.0V with a power-down feature to reduce the power consumption to very low levels while allowing fast recovery to full operation.

The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16V130 could be re-calibrated at any time by asserting and then de-asserting power-down. An integrated low noise and stable voltage reference and differential reference buffer amplifier easies board level design. On-chip duty cycle stabilizer with low additive jitter allows wide duty cycle range of input clock without compromising its dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The digital data is provided via full data rate LVDS outputs – making possible the 64-pin, 9mm x 9mm WQFN package. The ADC16V130 operates on dual power supplies +1.8V and +3.0V with a power-down feature to reduce the power consumption to very low levels while allowing fast recovery to full operation.

下載 觀看有字幕稿的影片 影片

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

支援軟體

WAVEVISION5 — WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (NKD) 64 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片