產品詳細資料

Sample rate (max) (Msps) 200 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, Parallel LVDS Analog input BW (MHz) 900 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 450 Architecture Pipeline SNR (dB) 59.9 ENOB (Bits) 9.65 SFDR (dB) 82 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 200 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, Parallel LVDS Analog input BW (MHz) 900 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 450 Architecture Pipeline SNR (dB) 59.9 ENOB (Bits) 9.65 SFDR (dB) 82 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (NKA) 60 81 mm² 9 x 9
  • Single 1.8V Power Supply Operation.
  • Power Scaling with Clock Frequency.
  • Internal Sample-and-Hold.
  • Internal or External Reference.
  • Power Down Mode.
  • Offset Binary or 2's Complement Output Data Format.
  • LVDS or CMOS Output Signals.
  • 60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)
  • Clock Duty Cycle Stabilizer.
  • IF Sampling Bandwidth > 900MHz.

Key Specifications

  • Resolution 10 Bits
  • Conversion Rate 200 MSPS
  • ENOB 9.6 bits (typ) @Fin=70 MHz
  • SNR 59.9 dBFS (typ) @Fin=70 MHz
  • SINAD 59.9 dBFS (typ) @Fin=70 MHz
  • SFDR 82 dBFS (typ) @Fin=70 MHz
  • LVDS Power 450mW (typ) @Fs=200 MSPS
  • CMOS Power 280mW (typ) @Fs=170 MSPS
  • Operating Temp. Range −40°C to +85°C.

All trademarks are the property of their respective owners.

  • Single 1.8V Power Supply Operation.
  • Power Scaling with Clock Frequency.
  • Internal Sample-and-Hold.
  • Internal or External Reference.
  • Power Down Mode.
  • Offset Binary or 2's Complement Output Data Format.
  • LVDS or CMOS Output Signals.
  • 60-pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)
  • Clock Duty Cycle Stabilizer.
  • IF Sampling Bandwidth > 900MHz.

Key Specifications

  • Resolution 10 Bits
  • Conversion Rate 200 MSPS
  • ENOB 9.6 bits (typ) @Fin=70 MHz
  • SNR 59.9 dBFS (typ) @Fin=70 MHz
  • SINAD 59.9 dBFS (typ) @Fin=70 MHz
  • SFDR 82 dBFS (typ) @Fin=70 MHz
  • LVDS Power 450mW (typ) @Fs=200 MSPS
  • CMOS Power 280mW (typ) @Fs=170 MSPS
  • Operating Temp. Range −40°C to +85°C.

All trademarks are the property of their respective owners.

The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode and 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.

The ADC10DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 10-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC10DV200 may be operated from a single 1.8V power supply. The ADC10DV200 achieves approximately 9.6 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode and 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet Dual 10-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs datasheet (Rev. A) 2013年 4月 18日
Application note Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) 2013年 4月 26日
User guide ADC10/11DV200, 10/11-Bit, 200 Msps A/D Converter User Guide 2012年 2月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

支援軟體

WAVEVISION5 WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

支援產品和硬體

支援產品和硬體

產品
高速 ADC (≥10 MSPS)
ADC08D1020 8 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC08D1520 8 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1000 10 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1500 10 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10DV200 雙通道、10 位元、200-MSPS 類比轉數位轉換器 (ADC) ADC12D1000 12 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC12D1000RF 12 位元、雙 1.0-GSPS 或單 2.0-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1600 12 位元、雙 1.6-GSPS 或單 3.2-GSPS 類比轉數位轉換器 (ADC) ADC12D1600RF 12 位元、雙 1.6-GSPS 或單 3.2-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1800 12 位元、雙 1.8GSPS 或單 3.6GSPS 類比轉數位轉換器 (ADC) ADC12D1800RF 12 位元、雙 1.8GSPS 或單 3.6GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D500RF 12 位元、雙 500-MSPS 或單 1.0-GSPS、RF 取樣類比轉數位轉換器 (ADC) ADC12D800RF 12 位元、雙 800-MSPS 或單 1.6-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC14DC080 雙通道、14 位元、80-MSPS、1.0-GHz 輸入頻寬類比轉數位轉換器 (ADC) ADC16DV160 雙通道、16 位元、160-MSPS 類比轉數位轉換器 (ADC) ADC16V130 16 位元 130-MSPS 類比轉數位轉換器 (ADC)
硬體開發
開發板
ADC12D1600RB 12 位元、雙路 1.6/1.8 GSPS 或單路 3.2/3.6 GSPS ADC 參考基板 ADC16DV160HFEB ADC16DV160HFEB 評估板 LM98640CVAL 具有 LVDS 輸出的雙通道、14 位元、40 MSPS 類比前端 WAVEVSN-BRD-5.1 WaveVision 5 資料擷取板 5.1 版
軟體
應用軟體及架構
WAVEVISION5 資料採集和分析軟體
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (NKA) 60 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片