首頁 電源管理 DC/DC 切換穩壓器 DC/DC 控制器

LM25115A

現行

具有通電/斷電追蹤的 42V 二次側後置穩壓器/同步降壓穩壓器

產品詳細資料

Rating Catalog Topology Buck Controller Iout (max) (A) 10 Vin (max) (V) 42 Vin (min) (V) 4.5 Vout (max) (V) 13.5 Vout (min) (V) 0.75 Control mode current mode Features Frequency synchronization Duty cycle (max) (%) 85 Iq (typ) (A) 0.004 Number of phases 1 Operating temperature range (°C) -40 to 125
Rating Catalog Topology Buck Controller Iout (max) (A) 10 Vin (max) (V) 42 Vin (min) (V) 4.5 Vout (max) (V) 13.5 Vout (min) (V) 0.75 Control mode current mode Features Frequency synchronization Duty cycle (max) (%) 85 Iq (typ) (A) 0.004 Number of phases 1 Operating temperature range (°C) -40 to 125
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)
  • Power-up/Power-down Tracking
  • Self-synchronization to Main Channel Output
  • Leading Edge Pulse Width Modulation
  • Valley Current Mode Control
  • Standalone DC/DC Synchronous Buck Mode
  • Operates from AC or DC Input up to 42V
  • Wide 4.5V to 30V Bias Supply Range
  • Wide 0.75V to 13.5V Output Range.
  • Top and Bottom Gate Drivers Sink 2.5A Peak
  • Adaptive Gate Driver Dead-time Control
  • Wide Bandwidth Error Amplifier (4MHz)
  • Programmable Soft-start
  • Thermal Shutdown Protection
  • TSSOP-16 package

All trademarks are the property of their respective owners.

  • Power-up/Power-down Tracking
  • Self-synchronization to Main Channel Output
  • Leading Edge Pulse Width Modulation
  • Valley Current Mode Control
  • Standalone DC/DC Synchronous Buck Mode
  • Operates from AC or DC Input up to 42V
  • Wide 4.5V to 30V Bias Supply Range
  • Wide 0.75V to 13.5V Output Range.
  • Top and Bottom Gate Drivers Sink 2.5A Peak
  • Adaptive Gate Driver Dead-time Control
  • Wide Bandwidth Error Amplifier (4MHz)
  • Programmable Soft-start
  • Thermal Shutdown Protection
  • TSSOP-16 package

All trademarks are the property of their respective owners.

The LM25115A controller contains all of the features necessary to produce multiple tracking outputs using the Secondary Side Post Regulation (SSPR) technique. The SSPR technique develops a highly efficient and well regulated auxiliary output from the secondary side switching waveform of an isolated power converter. LM25115A can be also used as a standalone DC/DC synchronous buck controller (Refer to section). Regulation of the auxiliary output voltage is achieved by leading edge pulse width modulation (PWM) of the main channel duty cycle. Leading edge modulation is compatible with either current mode or voltage mode control of the main output. The LM25115A drives external high-side and low-side NMOS power switches configured as a synchronous buck regulator. A current sense amplifier provides overload protection and operates over a wide common mode input range. Additional features include a low dropout (LDO) bias regulator, error amplifier, precision reference, adaptive dead time control of the gate signals and thermal shutdown.

The LM25115A controller contains all of the features necessary to produce multiple tracking outputs using the Secondary Side Post Regulation (SSPR) technique. The SSPR technique develops a highly efficient and well regulated auxiliary output from the secondary side switching waveform of an isolated power converter. LM25115A can be also used as a standalone DC/DC synchronous buck controller (Refer to section). Regulation of the auxiliary output voltage is achieved by leading edge pulse width modulation (PWM) of the main channel duty cycle. Leading edge modulation is compatible with either current mode or voltage mode control of the main output. The LM25115A drives external high-side and low-side NMOS power switches configured as a synchronous buck regulator. A current sense amplifier provides overload protection and operates over a wide common mode input range. Additional features include a low dropout (LDO) bias regulator, error amplifier, precision reference, adaptive dead time control of the gate signals and thermal shutdown.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 Secondary Side Post Regulator/DC-DC Converter with Power-Up/Pwr-Down Trac datasheet (Rev. B) 2013/4/1
選擇指南 Power Management Guide 2018 (Rev. R) 2018/6/25
類比設計期刊 Reduce buck-converter EMI and voltage stress by minimizing inductive parasitics 2016/7/21
應用說明 Minimizing FET Losses For a High Input Rail Buck Converter (Rev. A) 2013/4/23

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片