SN74AVC2T45

現行

具可配置電壓轉換和 3 態輸出的雙位元雙電源匯流排收發器

現在提供此產品的更新版本

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
SN74AXC2T45 現行 具可配置電壓轉換的雙位元雙電源匯流排收發器 Pin-to-pin upgrade with a wider voltage range and improved performance

產品詳細資料

Technology family AVC Applications I2S Bits (#) 2 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (Mbps) 500 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 20 Features Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type Balanced CMOS, Push-Pull Rating Automotive, Catalog Operating temperature range (°C) -40 to 125
Technology family AVC Applications I2S Bits (#) 2 High input voltage (min) (V) 0.78 High input voltage (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Data rate (max) (Mbps) 500 IOH (max) (mA) -12 IOL (max) (mA) 12 Supply current (max) (µA) 20 Features Overvoltage tolerant inputs, Partial power down (Ioff) Input type Standard CMOS Output type Balanced CMOS, Push-Pull Rating Automotive, Catalog Operating temperature range (°C) -40 to 125
DSBGA (YZP) 8 2.8125 mm² 2.25 x 1.25 SOT-23-THN (DDF) 8 8.12 mm² 2.9 x 2.8 SSOP (DCT) 8 11.8 mm² 2.95 x 4 VSSOP (DCU) 8 6.2 mm² 2 x 3.1
  • Available in the Texas Instruments NanoFree™ Package
  • VCC Isolation Feature: If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
  • Dual Supply Rail Design
  • I/Os Are 4.6V Over Voltage Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • Max Data Rates
    • 500Mbps (1.8V to 3.3V)
    • 320Mbps (<1.8V to 3.3V )
    • 320Mbps (Level-Shifting to 2.5V or 1.8V)
    • 280Mbps (Level-Shifting to 1.5V)
    • 240Mbps (Level-Shifting to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
  • Available in the Texas Instruments NanoFree™ Package
  • VCC Isolation Feature: If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
  • Dual Supply Rail Design
  • I/Os Are 4.6V Over Voltage Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • Max Data Rates
    • 500Mbps (1.8V to 3.3V)
    • 320Mbps (<1.8V to 3.3V )
    • 320Mbps (Level-Shifting to 2.5V or 1.8V)
    • 280Mbps (Level-Shifting to 1.5V)
    • 240Mbps (Level-Shifting to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22

This 2-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A ports are designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B ports are designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess leakage current on the internal CMOS structure.

This 2-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A ports are designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B ports are designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess leakage current on the internal CMOS structure.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
TXU0102 現行 具相同方向通道之雙通道固定方向位準移位器 2 channel fixed direction level translator
TXU0202 現行 具有反向通道的雙通道固定方向位準移位器 2 channel fixed direction level translator

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 20
類型 標題 日期
* Data sheet SN74AVC2T45 2-Bit, Dual Supply, Bus Transceiver with Configurable Level-Shifting and Translation datasheet (Rev. M) PDF | HTML 2024年 10月 18日
Application note Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 2024年 10月 2日
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 2024年 7月 12日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application brief Future-Proofing Your Level Shifter Design with TI's Dual Footprint Packages PDF | HTML 2023年 9月 5日
EVM User's guide Generic AVC and LVC Direction Controlled Translation EVM (Rev. B) 2021年 7月 30日
Selection guide Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
EVM User's guide SN74AXC2T-SMALLPKGEVM Evaluation module user's guide 2019年 6月 4日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 2015年 4月 30日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note Selecting the Right Level Translation Solution (Rev. A) 2004年 6月 22日
More literature LCD Module Interface Application Clip 2003年 5月 9日
User guide AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C) 2002年 8月 20日
More literature Standard Linear & Logic for PCs, Servers & Motherboards 2002年 6月 13日
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 2002年 5月 22日
Application note Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B) 1999年 7月 7日
Application note AVC Logic Family Technology and Applications (Rev. A) 1998年 8月 26日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組

靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
TI.com 無法提供
開發板

5-8-NL-LOGIC-EVM — 支援 5 至 8 針腳 DPW、DQE、DRY、DSF、DTM、DTQ 和 DTT 封裝的通用邏輯和轉譯 EVM

支援任何具 DTT、DRY、DPW、DTM、DQE、DQM、DSF 或 DTQ 封裝的邏輯或轉換裝置之通用 EVM。可實現靈活評估的電路板設計。

使用指南: PDF | HTML
TI.com 無法提供
開發板

AVCLVCDIRCNTRL-EVM — 適用於方向控制雙向轉換裝置、支援 AVC 和 LVC 的通用 EVM

The generic EVM is designed to support one, two, four and eight channel LVC and AVC direction-controlled translation devices. It also supports the bus hold and automotive -Q1 devices in the same number of channels. The AVC are low voltage translation devices with lower drive strength of 12mA. LVC (...)

使用指南: PDF
TI.com 無法提供
開發板

AXC2T-SMALLPKGEVM — 適用於 DTM 和 RSW 封裝產品的 AXC2T 小型封裝評估模組

This EVM is designed to support DTM and RSW packages for the AXC and LVC family of DIR controlled bidirectional devices. The AXC and AVC devices belong to the low voltage direction controlled translation family with operating voltage from 0.65V to 3.6V (AXC) and 1.2 to 3.6 (AVC) with 12mA of drive (...)
使用指南: PDF
TI.com 無法提供
驅動程式或資料庫

CC256XMS432BTBLESW — MSP432 MCU 的 TI 雙模式藍牙架構

TI’s Dual-mode Bluetooth stack on MSP432 MCUs software for Bluetooth + Bluetooth Low Energy enables the MSP432 MCU and is comprised of Single Mode and Dual-mode offerings implementing the Bluetooth 4.0 specification. The Bluetooth stack is fully qualified (QDID 69887 and QDID 69886), provides (...)
使用指南: PDF
模擬型號

SN74AVC2T45 IBIS Model (Rev. B)

SCEM431B.ZIP (122 KB) - IBIS Model
參考設計

TIDC-CC3200-VIDEO — 透過 Wi-Fi 進行視訊/音訊串流的 SimpleLink™ CC32xx-OV788 參考設計

The design enables OV788 ultra-low power video compression chip users to bring live streaming capabilities of audio and video data over Wi-Fi® very easily. It showcases a single chip implementation of RTP video streaming + Wi-Fi connection on the SimpleLink™ CC3200 Wi-Fi wireless (...)
Design guide: PDF
電路圖: PDF
參考設計

DLP4500-C350REF — 採用 DLP 技術的高解析度、可攜式光源操控參考設計

This reference design, featuring the DLP® 0.45” WXGA chipset and implemented in the DLP® LightCrafter™ 4500 evaluation module (EVM), enables flexible control of high resolution, accurate patterns for industrial, medical, and scientific applications. With a free USB-based GUI and (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00254 — 使用 DLP® 技術且適用於 3D 機器視覺應用的精確點雲產生

The 3D Machine Vision reference design employs Texas Instruments DLP® Advanced Light Control Software Development Kit (SDK) for LightCrafter™ series controllers, which allows developers to easily construct 3D point clouds by integrating TI’s digital micromirror device (DMD) (...)
Test report: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
DSBGA (YZP) 8 Ultra Librarian
SOT-23-THN (DDF) 8 Ultra Librarian
SSOP (DCT) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片