SN74CB3Q3345

Name: SN74CB3Q3345
Brand: TI
SKU: SN74CB3Q3345
Price: 0.351 USD

現行

具有 2 個控制輸入的 3.3-V、1:1 (SPST)、8 通道 FET 匯流排開關

立即訂購

產品規格表

document-pdfAcrobat SN74CB3Q3345 datasheet (Rev. B) (英文)

SN74CB3Q3345

現行

產品規格表

立即訂購

產品詳細資料

Configuration

1:1 SPST

Number of channels

8

Power supply voltage - single (V)

2.5, 3.3

Protocols

Analog

Ron (typ) (Ω)

4

CON (typ) (pF)

9

Supply current (typ) (µA)

1000

Bandwidth (MHz)

500

Operating temperature range (°C)

-40 to 85

Features

Powered-off protection, Supports input voltage beyond supply

Input/output continuous current (max) (mA)

64

Rating

Catalog

Drain supply voltage (max) (V)

3.6

Supply voltage (max) (V)

3.6

Configuration

1:1 SPST

Number of channels

8

Power supply voltage - single (V)

2.5, 3.3

Protocols

Analog

Ron (typ) (Ω)

4

CON (typ) (pF)

9

Supply current (typ) (µA)

1000

Bandwidth (MHz)

500

Operating temperature range (°C)

-40 to 85

Features

Powered-off protection, Supports input voltage beyond supply

Input/output continuous current (max) (mA)

64

Rating

Catalog

Drain supply voltage (max) (V)

3.6

Supply voltage (max) (V)

3.6

SSOP (DBQ)

20

51.9 mm² 8.65 x 6

TSSOP (PW)

20

41.6 mm² 6.5 x 6.4

TVSOP (DGV)

20

32 mm² 5 x 6.4

VQFN (RGY)

20

15.75 mm² 4.5 x 3.5

High-Bandwidth Data Path (up to 500 MHz)⁽¹⁾
5-V-Tolerant I/Os With Device Powered Up or Powered Down
Low and Flat ON-State Resistance (r_on) Characteristics Over Operating Range
(r_on= 4 Typ)
Rail-to-Rail Switching on Data I/O Ports
- 0- to 5-V Switching With 3.3-V V_CC
- 0- to 3.3-V Switching With 2.5-V V_CC
Bidirectional Data Flow With Near-Zero Propagation Delay
Low Input/Output Capacitance Minimizes Loading and Signal Distortion
(C_io(OFF)= 4 pF Typ)
Fast Switching Frequency (f_OE = 20 MHz Max)
Data and Control Inputs Provide Undershoot Clamp Diodes
Low Power Consumption (I_CC= 0.7 mA Typ)
V_CC Operating Range From 2.3 V to 3.6 V
Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
I_off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
  (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
Supports Both Digital and Analog Applications: Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.)

High-Bandwidth Data Path (up to 500 MHz)⁽¹⁾
5-V-Tolerant I/Os With Device Powered Up or Powered Down
Low and Flat ON-State Resistance (r_on) Characteristics Over Operating Range
(r_on= 4 Typ)
Rail-to-Rail Switching on Data I/O Ports
- 0- to 5-V Switching With 3.3-V V_CC
- 0- to 3.3-V Switching With 2.5-V V_CC
Bidirectional Data Flow With Near-Zero Propagation Delay
Low Input/Output Capacitance Minimizes Loading and Signal Distortion
(C_io(OFF)= 4 pF Typ)
Fast Switching Frequency (f_OE = 20 MHz Max)
Data and Control Inputs Provide Undershoot Clamp Diodes
Low Power Consumption (I_CC= 0.7 mA Typ)
V_CC Operating Range From 2.3 V to 3.6 V
Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
I_off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
  (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
Supports Both Digital and Analog Applications: Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.)

The SN74CB3Q3345 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_on). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3345 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3384A is organized as an 8-bit bus switch with two output-enable (OE, OE) inputs. When OE is high or OE is low, the bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is low and OE is high, the bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN74CB3Q3345 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_on). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3345 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3384A is organized as an 8-bit bus switch with two output-enable (OE, OE) inputs. When OE is high or OE is low, the bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is low and OE is high, the bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

open-in-new

尋找其它類比交換器與多工器

下載觀看有字幕稿的影片影片

技術文件

star

=TI 所選的此產品重要文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 12

	類型	標題		日期
*	Data sheet	SN74CB3Q3345 datasheet (Rev. B)		2005年 3月 21日
	Application note	Selecting the Correct Texas Instruments Signal Switch (Rev. E)	PDF \| HTML	2022年 6月 2日
	Application note	Multiplexers and Signal Switches Glossary (Rev. B)	PDF \| HTML	2021年 12月 1日
	Application note	CBT-C, CB3T, and CB3Q Signal-Switch Families (Rev. C)	PDF \| HTML	2021年 11月 19日
	Application brief	Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C)	PDF \| HTML	2021年 1月 6日
	Selection guide	Logic Guide (Rev. AB)		2017年 6月 12日
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		2015年 12月 2日
	User guide	LOGIC Pocket Data Book (Rev. B)		2007年 1月 16日
	More literature	Digital Bus Switch Selection Guide (Rev. A)		2004年 11月 10日
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		2004年 7月 8日
	User guide	Signal Switch Data Book (Rev. A)		2003年 11月 14日
	Application note	Bus FET Switch Solutions for Live Insertion Applications		2003年 2月 7日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

介面轉接器

LEADED-ADAPTER1 — 適用於快速測試 TI 的 5、8、10、16 及 24 針腳引線封裝的表面貼裝至 DIP 接頭適配器

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages. The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.

使用指南: PDF