首頁 放大器 運算放大器 (op amps) 高速運算放大器 (GBW ≥ 50 MHz)
首頁
放大器
運算放大器 (op amps)
高速運算放大器 (GBW ≥ 50 MHz)

THS3217

現行

DC 至 800-MHz、差動至單端、DAC 輸出放大器

立即訂購
產品規格表

THS3217

現行
產品規格表 立即訂購

產品詳細資料

Architecture Current FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 8 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15.8 GBW (typ) (MHz) 800 BW at Acl (MHz) 800 Acl, min spec gain (V/V) 3 Slew rate (typ) (V/µs) 5000 Vn at flatband (typ) (nV√Hz) 9 Vn at 1 kHz (typ) (nV√Hz) 40 Iq per channel (typ) (mA) 55 Vos (offset voltage at 25°C) (max) (mV) 18 Rail-to-rail No Features Differential-to-single-ended conversion, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 55 Input bias current (max) (pA) 4000000 Offset drift (typ) (µV/°C) 58 Iout (typ) (mA) 120 2nd harmonic (dBc) 60 3rd harmonic (dBc) 75 Frequency of harmonic distortion measurement (MHz) 20
Architecture Current FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 8 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15.8 GBW (typ) (MHz) 800 BW at Acl (MHz) 800 Acl, min spec gain (V/V) 3 Slew rate (typ) (V/µs) 5000 Vn at flatband (typ) (nV√Hz) 9 Vn at 1 kHz (typ) (nV√Hz) 40 Iq per channel (typ) (mA) 55 Vos (offset voltage at 25°C) (max) (mV) 18 Rail-to-rail No Features Differential-to-single-ended conversion, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 55 Input bias current (max) (pA) 4000000 Offset drift (typ) (µV/°C) 58 Iout (typ) (mA) 120 2nd harmonic (dBc) 60 3rd harmonic (dBc) 75 Frequency of harmonic distortion measurement (MHz) 20
VQFN (RGV) 16 16 mm² 4 x 4
  • Input Stage: Internal Gain of 2-V/V
    • Buffered Differential Inputs
    • Single-Ended Low Impedance Output
    • Full-Power Bandwidth: 500-MHz (2 VPP)
  • Output Stage: Gain Externally Configurable
    • Full-Power Bandwidth: 500-MHz (5 VPP)
    • Slew Rate: 5000 V/µs
    • SPDT Input Switch / Multiplexer
  • Full Signal Path: Input Stage + Output Stage
    • HD2 (20 MHz, 5 VPP to 100-Ω Load): –60 dBc
    • HD3 (20 MHz, 5 VPP to 100-Ω Load): –75 dBc
    • 10-VPP Output to 100-Ω Load Using Split
      ±6.5-V Supply
    • 12-VPP Output to Heavy Capacitive Loads Using Single 15-V Supply
  • Internal DC Reference Buffer with Low Impedance Output
  • Power-Supply Range:
    • Split Supply: ±4 V to ±7.9 V
    • Single Supply: 8 V to 15.8 V
  • Input Stage: Internal Gain of 2-V/V
    • Buffered Differential Inputs
    • Single-Ended Low Impedance Output
    • Full-Power Bandwidth: 500-MHz (2 VPP)
  • Output Stage: Gain Externally Configurable
    • Full-Power Bandwidth: 500-MHz (5 VPP)
    • Slew Rate: 5000 V/µs
    • SPDT Input Switch / Multiplexer
  • Full Signal Path: Input Stage + Output Stage
    • HD2 (20 MHz, 5 VPP to 100-Ω Load): –60 dBc
    • HD3 (20 MHz, 5 VPP to 100-Ω Load): –75 dBc
    • 10-VPP Output to 100-Ω Load Using Split
      ±6.5-V Supply
    • 12-VPP Output to Heavy Capacitive Loads Using Single 15-V Supply
  • Internal DC Reference Buffer with Low Impedance Output
  • Power-Supply Range:
    • Split Supply: ±4 V to ±7.9 V
    • Single Supply: 8 V to 15.8 V

The THS3217 combines the key signal-chain components required to interface with a complementary-current output, digital-to-analog converter (DAC). The flexibility provided by this two-stage amplifier system delivers the low distortion, dc-coupled, differential to single-ended signal processing required by a wide range of systems. The input stage buffers the DAC resistive termination, and converts the signal from differential to single-ended with a fixed gain of 2 V/V. The differential to single-ended output is available externally for direct use, and can also be connected through an RLC filter or attenuator to the input of an internal output power stage (OPS). The wideband, current-feedback, output power stage provides all pins externally for flexible gain setting.

An internal 2×1 multiplexer (mux) to the output power stage noninverting input provides an easy means to select between the internal differential-to-single-ended stage (D2S) output or an external input.

An optional on-chip midsupply buffer provides a wideband, low-output-impedance source for biasing during single-supply operation through the signal-path stages. This feature provides very simple biasing for single-supply, ac-coupled applications operating up to a maximum 15.8-V supply. An external input to this buffer allows for a dc error-correction loop, or a simple output dc offset feature.

A companion device, the THS3215, provides the same functional features at lower quiescent power and bandwidth. The THS3217 and the THS3215 support the emerging high-speed Texas Instruments DACs for AWG applications, such as the DAC38J82.

The THS3217 combines the key signal-chain components required to interface with a complementary-current output, digital-to-analog converter (DAC). The flexibility provided by this two-stage amplifier system delivers the low distortion, dc-coupled, differential to single-ended signal processing required by a wide range of systems. The input stage buffers the DAC resistive termination, and converts the signal from differential to single-ended with a fixed gain of 2 V/V. The differential to single-ended output is available externally for direct use, and can also be connected through an RLC filter or attenuator to the input of an internal output power stage (OPS). The wideband, current-feedback, output power stage provides all pins externally for flexible gain setting.

An internal 2×1 multiplexer (mux) to the output power stage noninverting input provides an easy means to select between the internal differential-to-single-ended stage (D2S) output or an external input.

An optional on-chip midsupply buffer provides a wideband, low-output-impedance source for biasing during single-supply operation through the signal-path stages. This feature provides very simple biasing for single-supply, ac-coupled applications operating up to a maximum 15.8-V supply. An external input to this buffer allows for a dc error-correction loop, or a simple output dc offset feature.

A companion device, the THS3215, provides the same functional features at lower quiescent power and bandwidth. The THS3217 and the THS3215 support the emerging high-speed Texas Instruments DACs for AWG applications, such as the DAC38J82.
open-in-new 尋找其它 高速運算放大器 (GBW ≥ 50 MHz)
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同，但引腳輸出與所比較的產品不同
THS3491 現行 900-MHz 高功率輸出電流回饋放大器 Single channel, wider supply (32V), higher slew rate (8,000V/µs), 420mA high power output

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet THS3217 DC to 800-MHz, Differential-to-Single-Ended, DAC Output Amplifier datasheet (Rev. B) PDF | HTML 2016年 2月 26日
Technical article 3 common questions when designing with high-speed amplifiers PDF | HTML 2020年 7月 17日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日
EVM User's guide THS3215EVM and THS3217EVM User's Guide (Rev. A) 2016年 4月 6日
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

THS3217EVM — THS3217 評估模組

This evaluation module (EVM) is a demonstration fixture for the THS3217 wideband, differential DAC to single-ended line driver. The EVM provides 50-Ω input and output termination for easy evaluation with common 50-Ω test equipment. The THS3217EVM enables performance evaluation of each (...)
使用指南: PDF
TI.com 無法提供
模擬型號

THS3217 PSpice Circuit Model

SBOMBL0.ZIP (51 KB) - PSpice Model
下載
模擬型號

THS3217 TINA-TI Reference Design

SBOM971.TSC (62 KB) - TINA-TI Reference Design
下載
模擬型號

THS3217 TINA-TI Spice Model

SBOM970.ZIP (15 KB) - TINA-TI Spice Model
下載
計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
檢視選項
計算工具

VOLT-DIVIDER-CALC — Voltage divider calculation tool

The voltage divider calculation tool (VOLT-DIVIDER-CALC) quickly determines a set of resistors for a voltage divider. This KnowledgeBase JavaScript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. VOLT-DIVIDER-CALC can also be used to (...)
立即進行設計
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
參考設計

TIDA-00684 — 高頻寬任意波形產生器參考設計：DC 或 AC 耦合，高壓輸出

In TIDA-00684 reference design a quad-channel TSW3080 evaluation module (EVM) is developed to shows how to use an active amplifier interface with the DAC38J84 to demonstrate an arbitrary-waveform-generator frontend. The DAC38J84 provides four DAC channels with 16 bits of resolution with a maximum (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
VQFN (RGV) 16 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片