The following screen shot shows the
top layer of the ADC3910D125EVM.
- Signal inputs are routed as
different signal and along with clock input on the top layer avoiding vias.
- Serial CMOS output interface
lanes with isolation resistor.
- Bypass caps are close to the VREF
pin on the top layer avoiding vias.