TPS3125

AKTIV

Push-Pull-Versorgungsspannungsüberwacher mit manueller Rücksetzung

Produktdetails

Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Supply voltage (min) (V) 0.75 Supply voltage (max) (V) 3.3 Rating Catalog Operating temperature range (°C) -40 to 85
Number of supplies monitored 1 Threshold voltage 1 (typ) (V) 1.2, 1.5, 1.8, 3 Features Complimentary output, Manual reset capable Reset threshold accuracy (%) 3.7 Iq (typ) (mA) 0.014 Output driver type/reset output Active-high, Active-low, Push-Pull Time delay (ms) 180 Supply voltage (min) (V) 0.75 Supply voltage (max) (V) 3.3 Rating Catalog Operating temperature range (°C) -40 to 85
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Minimum supply voltage of 0.75 V
  • Supply voltage supervision range:
    • 1.2 V, 1.5 V, 1.8 V (TPS312x)
    • 3 V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180 ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT
  • Supply current of 14 µA (Typ)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active Low and High) and Open-Drain (Active-Low)
  • Minimum supply voltage of 0.75 V
  • Supply voltage supervision range:
    • 1.2 V, 1.5 V, 1.8 V (TPS312x)
    • 3 V (TPS3125 devices only)
    • Other versions on request
  • Power-on reset generator with fixed delay time of 180 ms
  • Manual reset input (TPS3123/5/6/8)
  • Watchdog timer retriggers the RESET output at VDD ≥ VIT
  • Supply current of 14 µA (Typ)
  • Small SOT23-5 package
  • Temperature range of –40°C to +85°C
  • Reset output available in Push-Pull (Active Low and High) and Open-Drain (Active-Low)

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.75 V. The TPS312x family includes devices with active high output for use as disable during malfunction and active low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.75 V. The TPS312x family includes devices with active high output for use as disable during malfunction and active low outputs for most systems where high output indicates properly functioning system.

The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.

In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.

All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Gleiche Funktionalität, andere Pinbelegung als verglichener Baustein
NEU TPS35 AKTIV Präzisionsüberwacher mit Nano-Ruhestrom und Watchdog-Timer Improved IQ and higher accuracy

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 6
Typ Titel Datum
* Data sheet TPS3123 Ultra-Low Voltage Processor Supervisory Circuits datasheet (Rev. F) PDF | HTML 23 Dez 2020
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 28 Jun 2019
Test report TIDA-00352 Test Results 11 Dez 2014
Test report TIDA-00309 Test Results 17 Nov 2014
Application note Video Aggregation HD-SDI Interface Application Sheet 01 Okt 2014
Application note Video Aggregation – Display Port Interface Application Sheet 16 Dez 2013

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

TL16C750EEVM — TL16C750E 128-Byte FIFO Fractional Baudrate UART-Evaluierungsmodul

This EVM provides the user with the ability to evaluate the TL16C750E device and its features. The EVM includes an onboard 3.3-V LDO as well as level translation for processors which operate at a higher voltage rail.
Benutzerhandbuch: PDF
Stückliste (BOM)

TIDA-00309 BOM

TIDRBU7.PDF (184 KB)
Stückliste (BOM)

TIDA-00352 BOM (Daughter Card)

TIDRC54.PDF (236 KB)
Stückliste (BOM)

TIDA-00352 BOM (Motherboard)

TIDRC55.PDF (283 KB)
CAD/CAE-Symbol

TIDA-00309 CAD Files

TIDRBU9.ZIP (298 KB)
CAD/CAE-Symbol

TIDA-00352 CAD Files (Daughter Card)

TIDRC58.ZIP (1148 KB)
CAD/CAE-Symbol

TIDA-00352 CAD Files (Motherboard)

TIDRC59.ZIP (2759 KB)
Gerberdatei

TIDA-00309 Gerber

TIDC764.ZIP (2361 KB)
Leiterplatten-Layout

TIDA-00309 PCB

TIDRBU8.PDF (6984 KB)
Leiterplatten-Layout

TIDA-00352 PCB (Daughter Card)

TIDRC56.PDF (1522 KB)
Leiterplatten-Layout

TIDA-00352 PCB (Motherboard)

TIDRC57.PDF (6984 KB)
Schaltplan

TIDA-00309 Schematic

TIDRBU6.PDF (4146 KB)
Schaltplan

TIDA-00352 Schematic (Motherboard)

TIDRC53.PDF (427 KB)
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Referenzdesigns

TIDA-00352 — Referenzdesign für SDI-Video-Aggregation

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00309 — Referenzdesign für DisplayPort-Video-Aggregation 4:1

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
SOT-23 (DBV) 5 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos