Startseite Energiemanagement Gate-Treiber Low-Side-Treiber

UCC27525

AKTIV

5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und invertierenden/nicht-invertierenden Ein

Produktdetails

Number of channels 2 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 4.5 Input supply voltage (max) (V) 18 Features Enable pin Operating temperature range (°C) -40 to 140 Rise time (ns) 7 Fall time (ns) 6 Propagation delay time (µs) 0.013 Input threshold CMOS, TTL Channel input logic Inverting, Non-Inverting Input negative voltage (V) 0 Rating Catalog Undervoltage lockout (typ) (V) 4 Driver configuration Inverting, Non-Inverting
Number of channels 2 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 4.5 Input supply voltage (max) (V) 18 Features Enable pin Operating temperature range (°C) -40 to 140 Rise time (ns) 7 Fall time (ns) 6 Propagation delay time (µs) 0.013 Input threshold CMOS, TTL Channel input logic Inverting, Non-Inverting Input negative voltage (V) 0 Rating Catalog Undervoltage lockout (typ) (V) 4 Driver configuration Inverting, Non-Inverting
HVSSOP (DGN) 8 14.7 mm² 3 x 4.9 SOIC (D) 8 29.4 mm² 4.9 x 6 WSON (DSD) 8 9 mm² 3 x 3
  • Industry-Standard Pinout
  • Two Independent Gate-Drive Channels
  • 5-A Peak Source and Sink-Drive Current
  • Independent-Enable Function for Each Output
  • TTL and CMOS Compatible Logic Threshold
    Independent of Supply Voltage
  • Hysteretic-Logic Thresholds for High Noise
    Immunity
  • Inputs and Enable Pin-Voltage Levels Not
    Restricted by VDD Pin Bias Supply Voltage
  • 4.5-V to 18-V Single-Supply Range
  • Outputs Held Low During VDD-UVLO, (Ensures
    Glitch-Free Operation at Power up and Power
    Down)
  • Fast Propagation Delays (13-ns Typical)
  • Fast Rise and Fall Times (7-ns and 6-ns Typical)
  • 1-ns Typical Delay Matching Between Two
    Channels
  • Two Outputs are in Parallel for Higher Drive
    Current
  • Outputs Held Low When Inputs Floating
  • PDIP (8), SOIC (8), MSOP (8) PowerPAD™ and
    3-mm × 3-mm WSON-8 Package Options
  • Operating Temperature Range of –40°C to 140°C
  • Industry-Standard Pinout
  • Two Independent Gate-Drive Channels
  • 5-A Peak Source and Sink-Drive Current
  • Independent-Enable Function for Each Output
  • TTL and CMOS Compatible Logic Threshold
    Independent of Supply Voltage
  • Hysteretic-Logic Thresholds for High Noise
    Immunity
  • Inputs and Enable Pin-Voltage Levels Not
    Restricted by VDD Pin Bias Supply Voltage
  • 4.5-V to 18-V Single-Supply Range
  • Outputs Held Low During VDD-UVLO, (Ensures
    Glitch-Free Operation at Power up and Power
    Down)
  • Fast Propagation Delays (13-ns Typical)
  • Fast Rise and Fall Times (7-ns and 6-ns Typical)
  • 1-ns Typical Delay Matching Between Two
    Channels
  • Two Outputs are in Parallel for Higher Drive
    Current
  • Outputs Held Low When Inputs Floating
  • PDIP (8), SOIC (8), MSOP (8) PowerPAD™ and
    3-mm × 3-mm WSON-8 Package Options
  • Operating Temperature Range of –40°C to 140°C

The UCC2752x family of devices are dual-channel, high-speed, low-side gate-driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x can deliver high-peak current pulses of up to 5-A source and 5-A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 13 ns). In addition, the drivers feature matched internal propagation delays between the two channels. These delays are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with one input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

The UCC2752x family provide the combination of three standard logic options – dual inverting, dual noninverting, one inverting and one noninverting driver. UCC27526 features a dual input design which offers flexibility of both inverting (IN– pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN– pin controls the state of the driver output. The unused input pin is used for enable and disable functions. For safety purpose, internal pullup and pulldown resistors on the input pins of all the devices in UCC2752x family ensure that outputs are held LOW when input pins are in floating condition. The UCC27523, UCC27524, and UCC27525 devices feature Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.

UCC2752x family of devices are available in SOIC-8 (D), MSOP-8 with exposed pad (DGN) and 3-mm × 3-mm WSON-8 with exposed pad (DSD) packages. UCC27524 is also offered in PDIP-8 (P) package. UCC27526 is only offered in 3-mm × 3-mm WSON (DSD) package.

The UCC2752x family of devices are dual-channel, high-speed, low-side gate-driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x can deliver high-peak current pulses of up to 5-A source and 5-A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 13 ns). In addition, the drivers feature matched internal propagation delays between the two channels. These delays are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with one input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

The UCC2752x family provide the combination of three standard logic options – dual inverting, dual noninverting, one inverting and one noninverting driver. UCC27526 features a dual input design which offers flexibility of both inverting (IN– pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN– pin controls the state of the driver output. The unused input pin is used for enable and disable functions. For safety purpose, internal pullup and pulldown resistors on the input pins of all the devices in UCC2752x family ensure that outputs are held LOW when input pins are in floating condition. The UCC27523, UCC27524, and UCC27525 devices feature Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.

UCC2752x family of devices are available in SOIC-8 (D), MSOP-8 with exposed pad (DGN) and 3-mm × 3-mm WSON-8 with exposed pad (DSD) packages. UCC27524 is also offered in PDIP-8 (P) package. UCC27526 is only offered in 3-mm × 3-mm WSON (DSD) package.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 8
Typ Titel Datum
* Data sheet UCC2752x Dual 5-A High-Speed, Low-Side Gate Driver datasheet (Rev. G) PDF | HTML 01 Apr 2015
Application note Why use a Gate Drive Transformer? PDF | HTML 04 Mär 2024
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
Application note Improving Efficiency of DC-DC Conversion through Layout 07 Mai 2019
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 29 Okt 2018
Selection guide Power Management Guide 2018 (Rev. R) 25 Jun 2018
Application brief Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole 16 Mär 2018

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

UCC27423-4-5-Q1EVM — UCC2742xQ1 Dual 4-A Highspeed-Low-Side-MOSFET-Treiber mit Aktivierung – Evaluierungsmodul (EVM)

The UCC2742xQ1 EVM is a high-speed dual MOSFET evaluation module that provides a test platform for a quick and easy startup of the UCC2742xQ1 driver. Powered by a single 4V to 15V external supply, and featuring a comprehensive set of test points and jumpers. All of the devices have separate input (...)
Benutzerhandbuch: PDF
Simulationsmodell

UCC27525 PSpice Transient Model

SLUM302.ZIP (50 KB) - PSpice Model
Simulationsmodell

UCC27525 Unencrypted PSpice Transient Model

SLUM477.ZIP (1 KB) - PSpice Model
Berechnungstool

SLURB22 UCC2752X Schematic Review Template

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
Low-Side-Treiber
UCC27523 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, invertierenden Eingängen und Aktivierung UCC27524 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und 1-ns-Delay Matching UCC27524A 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und negativer Eingangsspannungshandhabung UCC27524A-Q1 Zweikanal-Gate-Treiber, 5 A/5 A für Fahrzeuganwendungen, mit 5-V-UVLO und negativer Eingangsspannung UCC27524A1-Q1 Zweikanal-Gate-Treiber, 5 A/5 A für Fahrzeuganwendungen, mit 5-V-UVLO und negativer Eingangsspannung UCC27525 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und invertierenden/nicht-invertierenden Ein UCC27526 5-A/5-A-Dual-Channel-Gate-Treiber mit 5-V-UVLO, Aktivierung und zweifachen TTL-Eingängen UCC27527 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, Aktivierung und zweifachen CMOS-Eingängen UCC27528 5-A/5-A-Zweikanal-Gate-Treiber mit 5-V-UVLO, CMOS-Eingängen und Aktivierung UCC27528-Q1 Einkanal-Gate-Treiber, 5 A/5 A mit 5-V-UVLO und CMOS Eingängen, für die Automobil-Elektronik
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Referenzdesigns

TIDM-02010 — Referenzdesign für duale Motorsteuerung mit digital verschachtelter PFC (Leistungsfaktorkorrektur) f

Das Referenzdesign TIDM-02010 ist ein Referenzdesign für zwei Motorantriebe mit 1,5 kW und PFC-Steuerung für Regler von Klimaanlagen im Freien mit variabler Frequenz in Heizungs-/Lüftung-/Klima-Anwendungen (HVAC). Es zeigt ein Verfahren zur Umsetzung einer sensorlosen 3-phasigen (...)
Design guide: PDF
Gehäuse Pins Herunterladen
HVSSOP (DGN) 8 Optionen anzeigen
SOIC (D) 8 Optionen anzeigen
WSON (DSD) 8 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos