SNVSBJ0A December   2019  – June 2020 LM5170


  1. Features
  2. Applications
  3. Description
    1.     Device Images
      1.      Simplified Application Circuit
      2.      Channel Current Tracking ISETA Command
  4. Revision History
  5. Description (continued)
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Bias Supply (VCC, VCCA)
      2. 8.3.2  Undervoltage Lockout (UVLO) and Master Enable or Disable
      3. 8.3.3  High Voltage Input (VIN, VINX)
      4. 8.3.4  Current Sense Amplifier
      5. 8.3.5  Control Commands
        1. Channel Enable Commands (EN1, EN2)
        2. Direction Command (DIR)
        3. Channel Current Setting Commands (ISETA or ISETD)
      6. 8.3.6  Channel Current Monitor (IOUT1, IOUT2)
      7. 8.3.7  Cycle-by-Cycle Peak Current Limit (IPK)
      8. 8.3.8  Error Amplifier
      9. 8.3.9  Ramp Generator
      10. 8.3.10 Soft Start
        1. Soft-Start Control by the SS Pin
        2. Soft Start by MCU Through the ISET Pin
        3. The SS Pin as the Restart Timer
      11. 8.3.11 Gate Drive Outputs, Dead Time Programming and Adaptive Dead Time (HO1, HO2, LO1, LO2, DT)
      12. 8.3.12 PWM Comparator
      13. 8.3.13 Oscillator (OSC)
      14. 8.3.14 Synchronization to an External Clock (SYNCIN, SYNCOUT)
      15. 8.3.15 Diode Emulation
      16. 8.3.16 Power MOSFET Failure Detection and Failure Protection (nFAULT, BRKG, BRKS)
        1. Failure Detection Selection at the SYNCOUT Pin
        2. Nominal Circuit Breaker Function
      17. 8.3.17 Overvoltage Protection (OVPA, OVPB)
        1. HV-V- Port OVP (OVPA)
        2. LV-Port OVP (OVPB)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Multiphase Configurations (SYNCOUT, OPT)
        1. Multiphase in Star Configuration
        2. Configuration of 2, 3, or 4 Phases in Master-Slave Daisy-Chain Configurations
        3. Configuration of 6 or 8 Phases in Master-Slave Daisy-Chain Configurations
      2. 8.4.2 Multiphase Total Current Monitoring
    5. 8.5 Programming
      1. 8.5.1 Dynamic Dead Time Adjustment
      2. 8.5.2 Optional UVLO Programming
  9. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Typical Key Waveforms
        1. Typical Power-Up Sequence
        2. One to Eight Phase Programming
      2. 9.1.2 Inner Current Loop Small Signal Models
        1. Small Signal Model
        2. Inner Current Loop Compensation
      3. 9.1.3 Compensating for the Non-Ideal Current Sense Resistor
      4. 9.1.4 Outer Voltage Loop Control
    2. 9.2 Typical Application
      1. 9.2.1 60-A, Dual-Phase, 48-V to 12-V Bidirectional Converter
        1. Design Requirements
        2. Detailed Design Procedure
          1.  Determining the Duty Cycle
          2.  Oscillator Programming
          3.  Power Inductor, RMS and Peak Currents
          4.  Current Sense (RCS)
          5.  Current Setting Limits (ISETA or ISETD)
          6.  Peak Current Limit
          7.  Power MOSFETS
          8.  Bias Supply
          9.  Boot Strap
          10. RAMP Generators
          11. OVP
          12. Dead Time
          13. IOUT Monitors
          14. UVLO Pin Usage
          15. VIN Pin Configuration
          16. Loop Compensation
          17. Soft Start
          18. ISET Pins
        3. Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Examples
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Development Support
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Layout Guidelines

Careful PCB layout is critical to achieve low EMI and stable power supply operation as well as optimal efficiency. Make the high frequency current loops as small as possible, and follow these guidelines of good layout practices:

  1. For high power board design, use at least a 4-layer PCB of 2-oz or thicker copper planes. Make the first inner layer a ground plane that is adjacent to the top layer on which the power components are installed, and use the second inner layer for the critical control signals including the current sense, gate drive, commands, and so forth. The ground plane between the signal and top layers helps shield switching noises on the top layer away from affecting the control signals.
  2. Optimize the component placements and orientations before routing any traces. Place the power components such that the power flow from port to port is direct, straight and short. Avoid making the power flow path zigzag on the board.
  3. Identify the high frequency AC current loops. In the bidirectional converter, the AC current loop of each channel is along the path of the HV-port rail capacitors, high-side MOSFET, low-side MOSFET, and back to the HV-port rail capacitors’ return. Place these components such that the current flow path is short, direct and the special area enclosed by the loop is minimized.
  4. Place the power circuit symmetrically between CH-1 and CH-2. Split the HV-port rail capacitors and LV-port rail capacitors evenly between CH-1 and CH-2.
  5. If more than one LM5170 is used on the same PCB for multi phases, place the circuits of each LM5170 in the similar pattern.
  6. Use adequate copper for the power circuit, so as to minimize the conductions losses on high-current PCB tracks. Adequate copper can also help dissipate the heat generated by the power components, especially the power inductors, power MOSFETs, and current sense resistors. However, pay attention to the polygon of the switch node, which connects the high-side MOSFET source, low-side MOSFET drain, power inductor, and the controller SW pin. The switch node polygon sees high dv/dt during switching operation. To minimize the EMI emission by the switch node polygon, make its size sufficient but not excessive to conduct the switched current.
  7. Use appropriate number of via holes to conduct current to, and heat through, the inner layers.
  8. Always separate the power ground from the analog ground, and make a single point connection of the power ground, analog ground, and the EP pad, at the location of the PGND pin.
  9. Minimize current-sensing errors by routing each pair of CSA and CSB traces using a kelvin-sensing directly across the current sense resistors. The pair of traces must be routed closely side by side for good noise immunity.
  10. Route sensitive analog signals of the CS, IOUT, COMP, OVPA, and OVPB pins away from the high-speed switching nodes (HB, HO, LO, and SW).
  11. Route the paired gate drive traces, namely the pairs of HO1 and SW1, HO2 and SW2, LO1 and return, and LO2 and return, closely side by side. Route CH-1 gate drive traces in symmetry with CH-2’s.
  12. Place the IC setting, programming and controlling components as close as possible to the corresponding pins, including the following component: ROSC, RDT, RIPK, CRAMP1, CRAMP2, ROVPA, ROVPB, CISETA, CCOMP1, RCOMP2, CCOMP1, CCOPM2, CHF1, and CHF2.
  13. Place the bypass capacitors as close as possible to the corresponding pins, including CVIN, CVCC, CVCCA, CHB1, CHB2, COPVA, COVPB, as well as the 100-pF current sense common-mode bypassing capacitors.
  14. Flood each layer with copper to take up the empty areas for optimal thermal performance.
  15. Apply heat sink to components as necessary according to the system requirements.