SLVSET9G September   2018  – April 2026 TPS1663

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
  8. 7 Parameter Measurement Information
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Hot Plug-In and In-Rush Current Control
        1. 8.3.1.1 Thermal Regulation Loop
      2. 8.3.2  Undervoltage Lockout (UVLO)
      3. 8.3.3  Overvoltage Protection (OVP)
      4. 8.3.4  Overload and Short Circuit Protection
        1. 8.3.4.1 Overload Protection
        2. 8.3.4.2 Short Circuit Protection
          1. 8.3.4.2.1 Start-Up With Short-Circuit On Output
      5. 8.3.5  Output Power Limiting, PLIM (TPS16632 and TPS16637)
      6. 8.3.6  Current Monitoring Output (IMON)
      7. 8.3.7  FAULT Response (FLT)
      8. 8.3.8  Power Good Output (PGOOD)
      9. 8.3.9  IN, P_IN, OUT and GND Pins
      10. 8.3.10 Thermal Shutdown
      11. 8.3.11 Low Current Shutdown Control (SHDN)
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Programming the Current-Limit Threshold R(ILIM) Selection
        2. 9.2.2.2 Undervoltage Lockout and Overvoltage Set Point
        3. 9.2.2.3 Setting Output Voltage Ramp Time (tdVdT)
          1. 9.2.2.3.1 Support Component Selections RPGOOD and C(IN)
      3. 9.2.3 Application Curves
    3. 9.3 System Examples
      1. 9.3.1 Simple 24V Power Supply Path Protection
    4. 9.4 Power Supply Recommendations
      1. 9.4.1 Transient Protection
    5. 9.5 Layout
      1. 9.5.1 Layout Guidelines
      2. 9.5.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.3.5 Output Power Limiting, PLIM (TPS16632 and TPS16637)

In TPS16630, with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical Industrial process control equipment such as PLC CPU must comply with standards like IEC61010-1 and UL1310 for fire safety which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. TPS16632 and TPS16637 integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in Figure 8-10 to set the output power limiting value. If output power limiting is not required, then connect PLIM to GND directly. This connection disables the PLIM functionality.

During an over-power load event, the TPS16632 and TPS16637 limit the output power at the programmed value set by PLIM resistor. This limit indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and:

Equation 7. PLIM=VOUT×IOUT

Figure 6-8 shows the output power limit and current limit characteristics of TPS16632 with 100W power limit setting. The maximum duration for the device in power limiting mode is 162msec (typical), tCL_PLIM(dly). After this time, the device operates either in auto-retry or latch off mode based on MODE pin configuration in Table 8-1.

Equation 8. P P L I M = 1 × R P L I M

Here, P(PLIM) is output power limit in watts, and R(PLIM) is the power limit setting resistor in kΩ.

During the output power limiting operation, FLT asserts after a delay of tCL_PLIM_FLT(dly). The FLT signal remains asserted until the over power load condition is removed and the device resumes normal operation.

Figure 8-11 illustrates output power limiting performance of TPS16632 with 100W setting for class-2 power supply designs.

TPS1663 TPS16632 Typical Application SchematicFigure 8-10 TPS16632 Typical Application Schematic
TPS1663 100W class 2, Output Power Limiting Response of TPS16632
RPLIM = 100kΩ RILIM = 3kΩ
Figure 8-11 100W class 2, Output Power Limiting Response of TPS16632